Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 38.
viii. lappuse
... Encoding for Low Power 34 2.4.2 Low Swing Signaling 39 2.4.3 Energy Considerations in Advanced Interconnects 41 2.5 Energy-Aware Software 44 2.6 Conclusions 46 3 Networks on Chips: A New Paradigm for Component-Based MPSoC Design 49 Luca ...
... Encoding for Low Power 34 2.4.2 Low Swing Signaling 39 2.4.3 Energy Considerations in Advanced Interconnects 41 2.5 Energy-Aware Software 44 2.6 Conclusions 46 3 Networks on Chips: A New Paradigm for Component-Based MPSoC Design 49 Luca ...
2. lappuse
... encode video. Encoding high-definition video in real time requires extremely high computation rates. ✦ Video games use several complex parallel processing machines to render gaming action in real time. These applications do not use ...
... encode video. Encoding high-definition video in real time requires extremely high computation rates. ✦ Video games use several complex parallel processing machines to render gaming action in real time. These applications do not use ...
7. lappuse
... encoding. FIGURE the incoming data rates. Multiprocessors provide the computational concurrency required to handle ... encoding [4]. Video encoding requires several operations to run concurrently: motion estimation, discrete cosine ...
... encoding. FIGURE the incoming data rates. Multiprocessors provide the computational concurrency required to handle ... encoding [4]. Video encoding requires several operations to run concurrently: motion estimation, discrete cosine ...
8. lappuse
... encoding, for example—but they also require that the results be available at a predictable rate. Rate variations can often be solved by adding buffer memory, but memory incurs both area and energy consumption costs. Making sure that the ...
... encoding, for example—but they also require that the results be available at a predictable rate. Rate variations can often be solved by adding buffer memory, but memory incurs both area and energy consumption costs. Making sure that the ...
11. lappuse
... encoding, multimedia hubs, and base-band telecom circuits, for example—that have particularly tight time-to-market and time window constraints. System-level modeling is the enabling technology for MPSoC design. Registertransfer level ...
... encoding, multimedia hubs, and base-band telecom circuits, for example—that have particularly tight time-to-market and time window constraints. System-level modeling is the enabling technology for MPSoC design. Registertransfer level ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa