Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 64.
xvi. lappuse
... Configurations and Interconnections 406 14.4.1 Monolithic CPUs 406 14.4.2 Reconfigurable CPUs 407 14.4.3 Networked CPUs 408 14.4.4 Smart Interconnects 409 14.4.5 Software Support 409 The Challenges of SoC Integration and IP Reuse 410 ...
... Configurations and Interconnections 406 14.4.1 Monolithic CPUs 406 14.4.2 Reconfigurable CPUs 407 14.4.3 Networked CPUs 408 14.4.4 Smart Interconnects 409 14.4.5 Software Support 409 The Challenges of SoC Integration and IP Reuse 410 ...
9. lappuse
... configuration is an ideal example—a considerably smaller cache can often be used when the application has regular memory access patterns. Most SoC designs are power-sensitive, whether due to environmental considerations (heat ...
... configuration is an ideal example—a considerably smaller cache can often be used when the application has regular memory access patterns. Most SoC designs are power-sensitive, whether due to environmental considerations (heat ...
11. lappuse
... configuration may change over time as nodes are added and deleted. Design methodologies for these types of chips must be adapted to take into account the varying environments in which the chips will have to operate. 1.5. DESIGN.
... configuration may change over time as nodes are added and deleted. Design methodologies for these types of chips must be adapted to take into account the varying environments in which the chips will have to operate. 1.5. DESIGN.
15. lappuse
... configuration code for the memory management unit (MMU), and interrupt service routines (ISRs). From the viewpoint of application software, the architecture provides a virtual machine on which the application software runs. The basic ...
... configuration code for the memory management unit (MMU), and interrupt service routines (ISRs). From the viewpoint of application software, the architecture provides a virtual machine on which the application software runs. The basic ...
30. lappuse
... configuration, referred to as the crossbarconnected cache (CCC) that tries to combine the advantages of the two options discussed above without their drawbacks. Specifically, the shared cache is divided into multiple banks using an N ...
... configuration, referred to as the crossbarconnected cache (CCC) that tries to combine the advantages of the two options discussed above without their drawbacks. Specifically, the shared cache is divided into multiple banks using an N ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa