Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 43.
xiv. lappuse
... Concurrent Tasks in Embedded Real-Time Multimedia Systems 313 Peng Yang, Paul Marchal, Chun Wong, Stefaan Himpe, Francky Catthoor, Patrick David, Johan Vounckx, and Rudy Lauwereins 11.1 Introduction 313 11.2 Platform Based Design 314 ...
... Concurrent Tasks in Embedded Real-Time Multimedia Systems 313 Peng Yang, Paul Marchal, Chun Wong, Stefaan Himpe, Francky Catthoor, Patrick David, Johan Vounckx, and Rudy Lauwereins 11.1 Introduction 313 11.2 Platform Based Design 314 ...
7. lappuse
... concurrent real-world events in real time. Embedded computing applications typically require real concurrency, not ... concurrently: motion estimation, discrete cosine transform (DCT), and Huffman coding, among others. Video frames ...
... concurrent real-world events in real time. Embedded computing applications typically require real concurrency, not ... concurrently: motion estimation, discrete cosine transform (DCT), and Huffman coding, among others. Video frames ...
7. lappuse
... concurrent real-world events in real time. Embedded computing applications typically require real concurrency, not ... concurrently: motion estimation, discrete cosine transform (DCT), and Huffman coding, among others. Video frames ...
... concurrent real-world events in real time. Embedded computing applications typically require real concurrency, not ... concurrently: motion estimation, discrete cosine transform (DCT), and Huffman coding, among others. Video frames ...
16. lappuse
... concurrently. Such a con- current design reduces the design cycle in conventional design flow, in which software and hardware design is sequential. In terms of software design reuse, the software architecture may enable several levels ...
... concurrently. Such a con- current design reduces the design cycle in conventional design flow, in which software and hardware design is sequential. In terms of software design reuse, the software architecture may enable several levels ...
16. lappuse
... concurrently. Such a concurrent design reduces the design cycle in conventional design flow, in which software and hardware design is sequential. In terms of software design reuse, the software architecture may enable several levels of ...
... concurrently. Such a concurrent design reduces the design cycle in conventional design flow, in which software and hardware design is sequential. In terms of software design reuse, the software architecture may enable several levels of ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa