Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 83.
xi. lappuse
... Communication Element Modeling and Analysis 165 6.2.4 Formal Communication Element Analysis 166 6.2.5 Memory Element ... Protocols 192 7.2.4 Communication Interfaces 194 7.3 System-Level Analysis for Designing Communication Architectures ...
... Communication Element Modeling and Analysis 165 6.2.4 Formal Communication Element Analysis 166 6.2.5 Memory Element ... Protocols 192 7.2.4 Communication Interfaces 194 7.3 System-Level Analysis for Designing Communication Architectures ...
20. lappuse
... communication design for MPSOCs. They describe a methodology that breaks onchip communication design into several tasks: topology design, on-chip protocol design, and communication mapping. All these steps take both performance and ...
... communication design for MPSOCs. They describe a methodology that breaks onchip communication design into several tasks: topology design, on-chip protocol design, and communication mapping. All these steps take both performance and ...
31. lappuse
... protocols associated with private caches can be a major energy consumer). Based on these observations, using CCC ... COMMUNICATION SYSTEM DESIGN Evolving design tradeoffs. T, time;. 2.3 Energy-Aware Memory System Design.
... protocols associated with private caches can be a major energy consumer). Based on these observations, using CCC ... COMMUNICATION SYSTEM DESIGN Evolving design tradeoffs. T, time;. 2.3 Energy-Aware Memory System Design.
34. lappuse
... communication energy issues. Computation and storage energy directly benefit from device scaling (smaller gates ... protocols. This is not an easy task, as outlined in Osborne et al. [43]. Bus. Encoding. for. Low. Power. Bus data ...
... communication energy issues. Computation and storage energy directly benefit from device scaling (smaller gates ... protocols. This is not an easy task, as outlined in Osborne et al. [43]. Bus. Encoding. for. Low. Power. Bus data ...
43. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa