Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 78.
xix. lappuse
... circuit design are all fields that must contribute to successful MPSOC designs . An outstanding cross - section of ... Circuits and Systems Society and the European Design and Automation Association for their sponsorship of the MPSOC ...
... circuit design are all fields that must contribute to successful MPSOC designs . An outstanding cross - section of ... Circuits and Systems Society and the European Design and Automation Association for their sponsorship of the MPSOC ...
1. lappuse
... circuit can contain over 100 million transistors, and the International Technology Roadmap for Semicon- ductors predicts that chips with a billion transistors are within reach. Harnessing all this raw computing power requires designers ...
... circuit can contain over 100 million transistors, and the International Technology Roadmap for Semicon- ductors predicts that chips with a billion transistors are within reach. Harnessing all this raw computing power requires designers ...
10. lappuse
... circuits catches up. It does not appear that customers' appetites will shrink any time soon. 1.4. CHALLENGES. Before delving into MPSoC design challenges in more detail, let us take a few moments to summarize a few major challenges in the ...
... circuits catches up. It does not appear that customers' appetites will shrink any time soon. 1.4. CHALLENGES. Before delving into MPSoC design challenges in more detail, let us take a few moments to summarize a few major challenges in the ...
11. lappuse
... circuits , for example — that have particularly tight time - to - market and time window constraints . System - level modeling is the enabling technology for MPSOC design . Register- transfer level ( RTL ) models are too time consuming ...
... circuits , for example — that have particularly tight time - to - market and time window constraints . System - level modeling is the enabling technology for MPSOC design . Register- transfer level ( RTL ) models are too time consuming ...
12. lappuse
... circuit using only RTL code—even if we assume that 90% of this code can be reused—more than 1 million lines of code would need to be written to describe the remaining 10 million gates for the custom part. Of course, this tremendous ...
... circuit using only RTL code—even if we assume that 90% of this code can be reused—more than 1 million lines of code would need to be written to describe the remaining 10 million gates for the custom part. Of course, this tremendous ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa