Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.5. rezultāts no 91.
viii. lappuse
... Chip Communication System Design 34 2.4.1 Bus Encoding for Low Power 34 2.4.2 Low Swing Signaling 39 2.4.3 Energy Considerations in Advanced Interconnects 41 2.5 Energy-Aware Software 44 2.6 Conclusions 46 3 Networks on Chips: A New ...
... Chip Communication System Design 34 2.4.1 Bus Encoding for Low Power 34 2.4.2 Low Swing Signaling 39 2.4.3 Energy Considerations in Advanced Interconnects 41 2.5 Energy-Aware Software 44 2.6 Conclusions 46 3 Networks on Chips: A New ...
xi. lappuse
... Chips 187 Sujit Dey, Kanishka Lahiri, and Anand Raghunathan 7.1 Introduction 187 7.2 On-Chip Communication Architectures 189 7.2.1 Terminology 190 7.2.2 Communication Architecture Topologies 190 7.2.3 On-Chip Communication Protocols 192 ...
... Chips 187 Sujit Dey, Kanishka Lahiri, and Anand Raghunathan 7.1 Introduction 187 7.2 On-Chip Communication Architectures 189 7.2.1 Terminology 190 7.2.2 Communication Architecture Topologies 190 7.2.3 On-Chip Communication Protocols 192 ...
1. lappuse
... chip (SoC). An SoC is an integrated circuit that implements most or all of the functions of a complete electronic system. The most fundamental characteristic of an SoC is complexity. A memory chip may have many transistors, but its ...
... chip (SoC). An SoC is an integrated circuit that implements most or all of the functions of a complete electronic system. The most fundamental characteristic of an SoC is complexity. A memory chip may have many transistors, but its ...
2. lappuse
... chip: we will discuss the motivations for custom, heterogeneous architectures in the next section. Systems-on-chips can be found in many product categories ranging from consumer devices to industrial systems: ✦ Cell phones use several ...
... chip: we will discuss the motivations for custom, heterogeneous architectures in the next section. Systems-on-chips can be found in many product categories ranging from consumer devices to industrial systems: ✦ Cell phones use several ...
3. lappuse
Ahmed Jerraya, Wayne Wolf. 3. Audio out Audio decode On-chip memory Off-chip memory Error correction Servo Front end Headphones Mechanism 1-1 FIGURE Architecture of a CD/MP3 player. multiple CPUs. We will discuss the rationale for ...
Ahmed Jerraya, Wayne Wolf. 3. Audio out Audio decode On-chip memory Off-chip memory Error correction Servo Front end Headphones Mechanism 1-1 FIGURE Architecture of a CD/MP3 player. multiple CPUs. We will discuss the rationale for ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components Computer-Aided Design concurrent configuration constraints cores cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface latency layer logic mapping memory meta-model MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa