Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 91.
viii. lappuse
... Cache Architecture on Energy Consumption 29 2.3.4 Reducing Snoop Energy 33 2.4 Energy-Aware On-Chip Communication System Design 34 2.4.1 Bus Encoding for Low Power 34 2.4.2 Low Swing Signaling 39 2.4.3 Energy Considerations in Advanced ...
... Cache Architecture on Energy Consumption 29 2.3.4 Reducing Snoop Energy 33 2.4 Energy-Aware On-Chip Communication System Design 34 2.4.1 Bus Encoding for Low Power 34 2.4.2 Low Swing Signaling 39 2.4.3 Energy Considerations in Advanced ...
8. lappuse
... caching, for example, dynamically manages cache coherency but at the cost of less predictable delays since the time required for a memory access depends on the state of several caches. One way to provide predictable performance and high ...
... caching, for example, dynamically manages cache coherency but at the cost of less predictable delays since the time required for a memory access depends on the state of several caches. One way to provide predictable performance and high ...
9. lappuse
... Cache configuration is an ideal example—a considerably smaller cache can often be used when the application has regular memory access patterns. Most SoC designs are power-sensitive, whether due to environmental considerations (heat ...
... Cache configuration is an ideal example—a considerably smaller cache can often be used when the application has regular memory access patterns. Most SoC designs are power-sensitive, whether due to environmental considerations (heat ...
13. lappuse
... cache should be used based on the application characteristics? ✦ What set of processors do you use? How many ... cache, an 8-Kb D-cache, and a two-way set 14 1.7 associative global cache. There is a dedicated memory. 1.6 Hardware ...
... cache should be used based on the application characteristics? ✦ What set of processors do you use? How many ... cache, an 8-Kb D-cache, and a two-way set 14 1.7 associative global cache. There is a dedicated memory. 1.6 Hardware ...
14. lappuse
Ahmed Jerraya, Wayne Wolf. 14. 1.7. associative global cache. There is a dedicated memory and traffic controller to handle data transfers. However, the proposed architecture for data transfer is still simple and the concurrency still ...
Ahmed Jerraya, Wayne Wolf. 14. 1.7. associative global cache. There is a dedicated memory and traffic controller to handle data transfers. However, the proposed architecture for data transfer is still simple and the concurrency still ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa