Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 83.
viii. lappuse
... Luca Benini and Giovanni De Micheli 3.1 Introduction 49 3.1.1 Technology Trends 49 3.1.2 Nondeterminism in SoC Abstraction Models 50 3.1.3 A New Design Approach to SoCs 51 ix 3.2 Signal Transmission on Chip 52 3.2.1 Global Wiring Contents.
... Luca Benini and Giovanni De Micheli 3.1 Introduction 49 3.1.1 Technology Trends 49 3.1.2 Nondeterminism in SoC Abstraction Models 50 3.1.3 A New Design Approach to SoCs 51 ix 3.2 Signal Transmission on Chip 52 3.2.1 Global Wiring Contents.
xv. lappuse
... Approaches 353 12.4 Conclusions 354 PART III METHODOLOGY AND APPLICATIONS 355 13 Component-Based Design for Multiprocessor ... Approach 365 13.3 Design Models for Component Abstraction 367 13.3.1 Conceptual Design Flow 368 13.3.2 Virtual ...
... Approaches 353 12.4 Conclusions 354 PART III METHODOLOGY AND APPLICATIONS 355 13 Component-Based Design for Multiprocessor ... Approach 365 13.3 Design Models for Component Abstraction 367 13.3.1 Conceptual Design Flow 368 13.3.2 Virtual ...
10. lappuse
... approach to the design of single-chip multiprocessors. A network-on-chip uses packet networks to interconnect the processors in the SoC. Although a great deal is known about networks, traditional network design assumes relatively little ...
... approach to the design of single-chip multiprocessors. A network-on-chip uses packet networks to interconnect the processors in the SoC. Although a great deal is known about networks, traditional network design assumes relatively little ...
33. lappuse
... approach to reducing the snoop energy is proposed in Saldhana and Lipasti [40]. In this work, the authors suggest a serial snooping of the different caches as opposed to a parallel snoop of all the caches attached to the bus. Whenever a ...
... approach to reducing the snoop energy is proposed in Saldhana and Lipasti [40]. In this work, the authors suggest a serial snooping of the different caches as opposed to a parallel snoop of all the caches attached to the bus. Whenever a ...
37. lappuse
... approach include the use of limitedweight codes and transition signaling. A k-limited-weight code is a code having at most k 1's per word. This can be achieved by adding appropriate redundant lines [46]. Such codes are useful in ...
... approach include the use of limitedweight codes and transition signaling. A k-limited-weight code is a code having at most k 1's per word. This can be achieved by adding appropriate redundant lines [46]. Such codes are useful in ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa