Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 79.
xvi. lappuse
... Algorithms 396 14.2.1 Compression 396 14.2.2 Recognition 401 Architectural Approaches to Video Processing 402 Optimal CPU Configurations and Interconnections 406 14.4.1 Monolithic CPUs 406 14.4.2 Reconfigurable CPUs 407 14.4.3 Networked ...
... Algorithms 396 14.2.1 Compression 396 14.2.2 Recognition 401 Architectural Approaches to Video Processing 402 Optimal CPU Configurations and Interconnections 406 14.4.1 Monolithic CPUs 406 14.4.2 Reconfigurable CPUs 407 14.4.3 Networked ...
3. lappuse
... algorithms to very fine tolerances. Several control loops with 16 or more taps are typically performed by a digital signal processor (DSP) in order to control the CD drive mechanism. Once 4 1-2 Image processing engine VPU1 VPU0 CPU 10 ...
... algorithms to very fine tolerances. Several control loops with 16 or more taps are typically performed by a digital signal processor (DSP) in order to control the CD drive mechanism. Once 4 1-2 Image processing engine VPU1 VPU0 CPU 10 ...
4. lappuse
... algorithm is used; this task is typically performed by a special-purpose unit because of the performance requirements. After error correction, the MP3 data bits must be decoded into audio data; typically other user functions such as ...
... algorithm is used; this task is typically performed by a special-purpose unit because of the performance requirements. After error correction, the MP3 data bits must be decoded into audio data; typically other user functions such as ...
35. lappuse
... algorithm. This important theoretical result can be summarized as follows: the savings obtainable by encoding depend ... algorithms, it does not provide general techniques for obtaining effective encoders and decoders. The complexity and ...
... algorithm. This important theoretical result can be summarized as follows: the savings obtainable by encoding depend ... algorithms, it does not provide general techniques for obtaining effective encoders and decoders. The complexity and ...
41. lappuse
... algorithms to explore the design space and to tailor network architecture to specific applications or classes of applications. Network architecture is only one facet of network layer design, the other major facet being network control ...
... algorithms to explore the design space and to tailor network architecture to specific applications or classes of applications. Network architecture is only one facet of network layer design, the other major facet being network control ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa