 | Branislav Kisacanin, Vladimir Pavlovic, Thomas S. Huang - 2005 - 324 lapas
...al. Data fusion for visual tracking with particles. Proceedings of the IEEE, pp 495-513, 2004. 33. D Pham et al. The design and implementation of a first-generation CELL processor. Proc ISSCC, 2005. 34. WH Press et al. Numerical Recipes in C. Cambridge University Press, 1992. 35.... | |
 | Giovanni De Micheli, Luca Benini - 2006 - 408 lapas
...For Run-Time Scratchpad Management," in Design Automation Conference, Vol. 2, 2004, pp. 238-243. [14] D. Pham, et al., "The Design and Implementation of a First-generation CELL Processor," in IEEE International Solid-State Circuits Conference, Vol. 1, 2005, pp. 184-592. [15] L. Hammond, et... | |
 | Srinivas Aluru, Manish Parashar, Ramamurthy Badrinath, Viktor K. Prasanna - 2007 - 687 lapas
...multiprocessor communication network: Built for speed. IEEE Micro 26(3), 10-23 (2006) 17. Pham, D., et al.: The design and implementation of a first-generation Cell processor. In: International Solid State Circuits Conference, San Fransisco, CA, USA, vol. 1, pp. 184-185 (February 2005) 18. Sony... | |
 | Gheorghe Almási, George S. Almasi, Calin Cascaval, Peng Wu - 2007 - 747 lapas
...for a CELL processor. IEEE International Solid-State Circuits Conference (ISSCC), February 2005. 4. D. Pham et al. The design and implementation of a first-generation CELL processor. IEEE International Solid-State Circuits Conference, February 2005. 5. European Center for Parallelism... | |
 | Hoi-Jun Yoo, Kangmin Lee, Jun Kyong Kim - 2018 - 304 lapas
...80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS", ISSCC Dig. Tech. Papers, pp.98-99, Feb. 2007. 2. D. Pham, et al, "The Design and Implementation of a First-Generation CELL Processor," ISSCC Dig. Tech. Papers, pp. 184-185, Feb. 2005. 3. Jorgen Stunstrup and Wayne Wolf, Hardware/Software... | |
 | Rudi Eigenmann, Bronis R. Supinski - 2008 - 200 lapas
...Processing (1996) 7. Pham, D., Asano, S., Bolliger, M., Day, MN, Hofstee, HP, Johns, C., Kahle, J., et al.: The Design and Implementation of a First-Generation Cell Processor. In: IEEE International Solid-State Circuits Conference (ISSCC 2005) (2005) 8. Bellens, P., Perez, JM, Badia,... | |
 | Per Stenström, Michel Dubois, Manolis Katevenis, Rajiv Gupta, Theo Ungerer - 2008 - 399 lapas
...Supercomputing Center - Centro Nacional de Supercomputacion for access to a Cell Blade. References 1. Pham, D., et al.: The design and implementation of a first-generation Cell processor. In: IEEE International Solid-State Circuits Conference, pp. 184-592 (2005) 2. Thompson, JD, Higgins, DG,... | |
 | Jesus Labarta - 2008 - 536 lapas
...energy optimization. In: International Symposium on Low Power Electronics and Design (2004) 3. Pham, D., et al.: The design and implementation of a first-generation CELL processor. In: Proceeding of the IEEE International Solid-State Circuits Conference. (2005) 4. Intel Multi core, http:... | |
 | Laurent Perron, Michael A. Trick - 2008 - 405 lapas
...multiprocessor communication network: Built for speed. IEEE Micro 26(3), 10-23 (2006) 11. Pham, D., et al.: The design and implementation of a first-generation cell processor. In: IEEE International Solid-State Circuits Conference ISSCC 2005, vol. 1, pp. 184-592 (2005) 12. Sadykov,... | |
| |
The Design and Implementation of a FirstGeneration CELL Processor. 