Digital Integrated Circuit Design: From VLSI Architectures to CMOS FabricationThis practical, tool-independent guide to designing digital circuits takes a unique, top-down approach, reflecting the nature of the design process in industry. Starting with architecture design, the book comprehensively explains the why and how of digital circuit design, using the physics designers need to know, and no more. |
No grāmatas satura
1.5. rezultāts no 6.
785. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
786. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
787. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
262. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
571. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
Lietotāju komentāri - Rakstīt atsauksmi
Ierastajās vietās neesam atraduši nevienu atsauksmi.
Saturs
Appendix A Elementary Digital Electronics | 734 |
Circuit alternatives for implementing combinational logic | 747 |
Transient behavior of logic circuits | 761 |
Microprocessor inputoutput transfer protocols | 771 |
Practical aspects and implementation issues | 785 |
Summary | 793 |
Symbols and constants | 804 |
Introduction to Microelectronics | 1 |
Acquisition of Asynchronous Data | 364 |
Gate and TransistorLevel Design | 386 |
Energy Efficiency and Heat Removal | 459 |
Signal Integrity | 495 |
Physical Design | 523 |
Design Verification | 581 |
VLSI Economics and Project Management | 615 |
A Primer on CMOS Technology | 671 |
From Algorithms to Architectures | 44 |
Functional Verification | 136 |
Modelling Hardware with VHDL | 175 |
The Case for Synchronous Design | 286 |
Clocking of Synchronous Circuits | 315 |
Outlook | 706 |
811 | |
827 | |
Bieži izmantoti vārdi un frāzes
adder algorithm architecture ASIC behavior benefit bistables buffers capacitance cell libraries chip circuit circuitry clock distribution clock distribution network clock signal CMOS combinational components computation configuration data item datapath defined delay devices different difficult dissipation drive effects effort electrical electronic energy efficiency example fabrication field figures find finite state machine first fixed flip-flops flow FPGA function gate-level hardware implementation input interconnect interface inverter Karnaugh map latches latency layers layout logic gates logic value loop macrocells Mealy machine memory metal MOSFET multiple netlist node obtained offer on-chip operation output p-channel package parasitic path pipelining processor propagation reset signal simplified simulation specific std_logic storage structure subcircuits switching synchronous synthesis testbench threshold voltages transistors truth table typically vectors verification VHDL VLSI voltage wafer waveforms wires yes yes
Populāri fragmenti
823. lappuse - Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits,
817. lappuse - The Design and Implementation of a FirstGeneration CELL Processor.
823. lappuse - H. Kojima, S. Tanaka, and K. Sasaki, "Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry,
826. lappuse - Latchup in CMOS technology, the problem and its cure, Kluwer Academic Publishers second printing, 1995. [3] V.
823. lappuse - Short-Circuit Power Dissipation Estimation for CMOS Logic Gates," IEEE Transactions on Circuits and Systems - I: Fundamental Theory and Applications, Vol.
Atsauces uz šo grāmatu
Digitaltechnik - Eine praxisnahe Einführung Armin Biere,Daniel Kröning,Georg Weissenbacher,Christoph M. Wintersteiger Priekšskatījums nav pieejams - 2008 |