Comprehensive Functional Verification: The Complete Industry CycleElsevier, 2005. gada 26. maijs - 704 lappuses One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals.As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text. A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task.
|
No grāmatas satura
1.–5. rezultāts no 75.
74. lappuse
... , or generators. Typically, the stimulus component code mimics the behavior. Stimulus. Component. Neighboring design component Qu e ues C ou n te. 74 Chapter 3 s Fundamentals of Simulation-Based Verification 3.1.1 Stimulus Component.
... , or generators. Typically, the stimulus component code mimics the behavior. Stimulus. Component. Neighboring design component Qu e ues C ou n te. 74 Chapter 3 s Fundamentals of Simulation-Based Verification 3.1.1 Stimulus Component.
75. lappuse
... Stimulus component (b) DUV with actual logical input connections s FIGURE 3.2 Stimulus component. The stimulus component need not model the real design component. of a neighboring design entity or entities. In creating the stimulus ...
... Stimulus component (b) DUV with actual logical input connections s FIGURE 3.2 Stimulus component. The stimulus component need not model the real design component. of a neighboring design entity or entities. In creating the stimulus ...
76. lappuse
... components have configuration settings that allow the model to work in different environments or levels. These settings indicate to the stimulus component how it should behave. For example, given an Ethernet stimulus component, a ...
... components have configuration settings that allow the model to work in different environments or levels. These settings indicate to the stimulus component how it should behave. For example, given an Ethernet stimulus component, a ...
78. lappuse
... stimulus component into the cache design. The microarchitecture of the DUV will dictate how the generation component knows when it is legal to supply a new command to the DUV. Invariably there are two ways that any design communicates ...
... stimulus component into the cache design. The microarchitecture of the DUV will dictate how the generation component knows when it is legal to supply a new command to the DUV. Invariably there are two ways that any design communicates ...
79. lappuse
... component would also send the tag with the request. On the other hand, if the tag were used only as an identifier to ... stimulus component, responders, reacts to outputs from the DUV and feeds stimulus back into the DUV. The difference ...
... component would also send the tag with the request. On the other hand, if the tag were used only as an identifier to ... stimulus component, responders, reacts to outputs from the DUV and feeds stimulus back into the DUV. The difference ...
Saturs
3 | |
SIMULATIONBASED VERIFICATION | 139 |
FORMAL VERIFICATION | 437 |
COMPREHENSIVE VERIFICATION | 537 |
CASE STUDIES | 601 |
VERIFICATION GLOSSARY | 641 |
REFERENCES | 657 |
SUBJECT INDEX | 663 |
Citi izdevumi - Skatīt visu
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John Goss,Wolfgang Roesner Ierobežota priekšskatīšana - 2005 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |
Bieži izmantoti vārdi un frāzes
abstraction algorithm array assertions behavior blocks Boolean cache Calc1 Calc2 cation Chapter checker checking components chip clock command complete constraints create debug design team design under verification drive error escape analysis event-driven example execution Figure formal verification functional verification FV tools hardware hardware description language ification implementation initial input instruction stream interface language latches level of verification logic memory microprocessor monitor multiple occur on-the-fly opcode OpenVera operand operation output packet parameters performance pipeline port problem processor property specification language protocol queue random re-use reference model regression requires reset scan ring scenarios scoreboard sequence signal simulation engine specification stimulus component structure tape-out test bench tion transaction unit update valid verifica verification components verification cycle verification engineer verification environment verification plan verification team Verilog VHDL