Comprehensive Functional Verification: The Complete Industry CycleElsevier, 2005. gada 26. maijs - 704 lappuses One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals.As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text. A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task.
|
No grāmatas satura
1.5. rezultāts no 45.
xiii. lappuse
... Regression . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 1.6.6 Fabricate Hardware . . . . . . . . . . . . . . . . . . . . . . . . 28 1.6.7 Debug Fabricated Hardware (Systems Test) . . . . . . 29 1.6.8 Escape Analysis ...
... Regression . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 1.6.6 Fabricate Hardware . . . . . . . . . . . . . . . . . . . . . . . . 28 1.6.7 Debug Fabricated Hardware (Systems Test) . . . . . . 29 1.6.8 Escape Analysis ...
xix. lappuse
... Regression in the Verification Flow . . . . . . . . . . . . 540 13.1.2 Regression Quality . . . . . . . . . . . . . . . . . . . . . . . . 542 13.1.3 Regression Efficiency . . . . . . . . . . . . . . . . . . . . . . 543 13.2 Problem ...
... Regression in the Verification Flow . . . . . . . . . . . . 540 13.1.2 Regression Quality . . . . . . . . . . . . . . . . . . . . . . . . 542 13.1.3 Regression Efficiency . . . . . . . . . . . . . . . . . . . . . . 543 13.2 Problem ...
xxii. lappuse
... regression and the feedback stage, called escape analysis. Like the functional verification effort itself, we devote the most attention to the implementation stage of the cycle. STRUCTURE. OF. THE. BOOK. This book is organized in five parts ...
... regression and the feedback stage, called escape analysis. Like the functional verification effort itself, we devote the most attention to the implementation stage of the cycle. STRUCTURE. OF. THE. BOOK. This book is organized in five parts ...
24. lappuse
... regression stages in which the verification team detects problems either in the HDL or in their environment code. As regression winds down, the team prepares the product for fabrication. This is the second checkpoint in the cycle, when ...
... regression stages in which the verification team detects problems either in the HDL or in their environment code. As regression winds down, the team prepares the product for fabrication. This is the second checkpoint in the cycle, when ...
28. lappuse
... Regression. Regression is the continuous running of the tests defined in the verification plan. This is a required step in the verification cycle for two main reasons. The first reason is that verification environments often have ...
... Regression. Regression is the continuous running of the tests defined in the verification plan. This is a required step in the verification cycle for two main reasons. The first reason is that verification environments often have ...
Saturs
3 | |
SIMULATIONBASED VERIFICATION | 139 |
FORMAL VERIFICATION | 437 |
COMPREHENSIVE VERIFICATION | 537 |
CASE STUDIES | 601 |
VERIFICATION GLOSSARY | 641 |
REFERENCES | 657 |
SUBJECT INDEX | 663 |
Citi izdevumi - Skatīt visu
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John Goss,Wolfgang Roesner Ierobežota priekšskatīšana - 2005 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |
Bieži izmantoti vārdi un frāzes
abstraction algorithm array assertions behavior blocks Boolean cache Calc1 Calc2 cation Chapter checker checking components chip clock command complete constraints create debug design team design under verification drive error escape analysis event-driven example Figure formal verification functional verification FV tools hardware hardware description language ification implementation initial input instruction stream interface language latches level of verification logic memory microprocessor monitor multiple occur on-the-fly opcode OpenVera operand operation output packet performance pipeline port problem processor property specification language protocol queue random re-use reference model regression requires reset scan ring scenarios scoreboard sequence signal simulation engine specification stimulus component structure tape-out test bench test bench components tion transaction unit update valid verifica verification components verification cycle verification engineer verification environment verification plan verification team Verilog VHDL