Comprehensive Functional Verification: The Complete Industry CycleElsevier, 2005. gada 26. maijs - 704 lappuses One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals.As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text. A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task.
|
No grāmatas satura
1.–5. rezultāts no 43.
9. lappuse
... latches, large arrays (RAM), and combinatorial logic, all of which control the behavior of the chip. The chip inputs ... latch clk Light_Direction(0) Light_Direction(1). 1.2.1 The Challenge of State Space Explosion Circuit design of the ...
... latches, large arrays (RAM), and combinatorial logic, all of which control the behavior of the chip. The chip inputs ... latch clk Light_Direction(0) Light_Direction(1). 1.2.1 The Challenge of State Space Explosion Circuit design of the ...
10. lappuse
... latch clk Light_Direction(0) Light_Direction(1) s FIGURE 1.4 1.3. These inputs transform the current state of the chip, defined by the stored values in the latches and arrays, into the next and future states of the chip. At a given ...
... latch clk Light_Direction(0) Light_Direction(1) s FIGURE 1.4 1.3. These inputs transform the current state of the chip, defined by the stored values in the latches and arrays, into the next and future states of the chip. At a given ...
12. lappuse
... latches, imbedded arrays, and hundreds of input pins. Rather than verify the entire chip at once, the verification ... latch, or circuit failures. The verification task may require ensuring that the hardware can recover from these ...
... latches, imbedded arrays, and hundreds of input pins. Rather than verify the entire chip at once, the verification ... latch, or circuit failures. The verification task may require ensuring that the hardware can recover from these ...
13. lappuse
... latch must never enter a state of “00” or “11.” Table 1.1 describes four real-life examples of functional verification, as well as the particular nuances and special challenges associated with verifying each logic type. Each example ...
... latch must never enter a state of “00” or “11.” Table 1.1 describes four real-life examples of functional verification, as well as the particular nuances and special challenges associated with verifying each logic type. Each example ...
22. lappuse
... latches, wires, and arrays and presents these values to the user. Formal verification engines are conceptually different from simulation engines. Whereas simulation engines allow the user to create discrete scenarios and check multiple ...
... latches, wires, and arrays and presents these values to the user. Formal verification engines are conceptually different from simulation engines. Whereas simulation engines allow the user to create discrete scenarios and check multiple ...
Saturs
3 | |
SIMULATIONBASED VERIFICATION | 139 |
FORMAL VERIFICATION | 437 |
COMPREHENSIVE VERIFICATION | 537 |
CASE STUDIES | 601 |
VERIFICATION GLOSSARY | 641 |
REFERENCES | 657 |
SUBJECT INDEX | 663 |
Citi izdevumi - Skatīt visu
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John Goss,Wolfgang Roesner Ierobežota priekšskatīšana - 2005 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |
Bieži izmantoti vārdi un frāzes
abstraction algorithm array assertions behavior blocks Boolean cache Calc1 Calc2 cation Chapter checker checking components chip clock command complete constraints create debug design team design under verification drive error escape analysis event-driven example execution Figure formal verification functional verification FV tools hardware hardware description language ification implementation initial input instruction stream interface language latches level of verification logic memory microprocessor monitor multiple occur on-the-fly opcode OpenVera operand operation output packet parameters performance pipeline port problem processor property specification language protocol queue random re-use reference model regression requires reset scan ring scenarios scoreboard sequence signal simulation engine specification stimulus component structure tape-out test bench tion transaction unit update valid verifica verification components verification cycle verification engineer verification environment verification plan verification team Verilog VHDL