 | W. Nebel, Jean Mermet - 1997 - 604 lapas
...Vol. 12, No. 2, Febr. 1993 40. Najm, F.: Low-Pass Filter for Computing Transition Density in Digital Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 13, No. 9, Sept. 1994 41. Najm, FN; Goel, S.; Hajj, I.: Power Estimation in Sequential Circuits. ACM/IEEE... | |
 | Fernando Medeiro, Belén Pérez-Verdú, Angel Rodríguez-Vázquez - 1998 - 314 lapas
...Vol. 28, pp. 730-735, July 1993. [Opal96] A. Opal: "Sampled Data Simulation of Linear and Nonlinear Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, pp. 295-306, March 1996. [Op'T93] F. Op'T Eynde and W. Sansen: Analog Interfaces for Digital Signal... | |
 | Josep Altet, Antonio Rubio - 2002 - 226 lapas
...X.; Kinoshita, K., An approach to the analysis and detection of crosstalk faults in digital VLSI circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 3, March 1994, pp. 387-395. [26] Milne, A.; Taylor, D.; Saunders, J.; Talbot, AD, Generation... | |
 | Angel Rodríguez-Vázquez, Fernando Medeiro, Edmond Janssens - 2004 - 644 lapas
...Petar Veselinovic, and Domine Leenaerts, "AMGIE - A Synthesis Environment for CMOS Analog Integrated Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1037-1058, September 2001. tern Search," IEEE Transactions on Computer-Aided Design... | |
 | Johan van der Tang, Dieter Kasperkovitz, Arthur H. M. van Roermund - 2003 - 354 lapas
...Norwell, 1994. [65] G. van der Plas et al., "AMGIE A Synthesis Environment for CMOS Analog Integrated Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1037-1058, Sept. 2001. [66] M. Ismail and J. Franca, Eds., Introduction to Analog VLSI... | |
 | Mohab Anis, Mohamed I. Elmasry - 2003 - 248 lapas
...1996. [25] M. Johnson, D. Somasekhar, and K. Roy, "Models and Algorithms for Bounds on Leakage in CMOS Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 6, pp. 714-725, 1995. [26] J. Hatler and F. Najm, "A Gate-Level Leakage Power Reduction Method... | |
 | Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic - 2005 - 264 lapas
...KA, Mudge, TN, and Olukotun, OA (1992). "Analysis and Design of Latch-Controlled Synchronous Digital Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 11, p. 322-33. Schutz, J., and Wallace, R. (1998). "A 450MHz IA32 P6 Family Microprocessor," ISSCC... | |
 | Denis Flandre, Alexei N. Nazarov, Peter L.F. Hemment - 2005 - 364 lapas
...High-Performance and Low-Power Systems, IEEE J Solid-State Circuits 34(4), 536-548, (April 1999). l1.M. Anis, S. Areibi and M. Elmasry, Design and Optimization of Multi-Threshold CMOS (MTCMOS) Circuits, IEEE Trans. Computer-Aided Design of Integrated Circuits and Syst. 22(10), 1324-1342 (October 2003). 12.T.... | |
 | Yue Hao - 2005 - 1205 lapas
...(1998)432-440 10. Papadopoulou, E.: Critical area computation for missing material defects in VLSI circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 20(2001)583-597 11. De Vries, OK, Simon, PLC : Calibration of open interconnect yield models. 18th... | |
 | Prithviraj Kabisatpathy, Alok Barua, Satyabroto Sinha - 2005 - 198 lapas
...Visvanathan and A. Sangiovanni-Vincentalli, "A computational approach for the diagnosability of dynamical circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-3, pp. 165-171, July 1984. [41] H. Dai and TM Souders, "Time-domain testing strategies and fault... | |
| |
Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 
