Z. Ma, P. Moon, P. Nguyen, L. Rumaner, R. Schweinfurth, S. Sivakumar, M. Stettler, S. Thompson, B. Tufts, J. Xu, S. Yang, and M. Bohr, "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers ofCu interconnects Leakage in Nanometer CMOS Technologies - 42. lappuselaboja - 2006 - 308 lapasIerobežota priekšskatīšana - Par šo grāmatu
| Yoshio Nishi, Robert Doering - 2017 - 1720 lapas
...563-6. 17. Tyagi, S., M. Alavi, R. Bigwood, T. Bramblett, J. Brandenburg, W. Chen, B. Crew, et al. "A 130 nm Generation Logic Technology Featuring 70...Transistors, Dual VT Transistors and. 6 layers of interconnects." Tech. Dig. IEEE Int. Interconnect Tech. Conf. (2000): 567-70. 18. Perera, A., B. Smith,... | |
| |