Leakage in Nanometer CMOS Technologies

Pirmais vāks
Siva G. Narendra, Anantha P. Chandrakasan
Springer Science & Business Media, 2006. gada 10. marts - 308 lappuses
Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumption, and in many scaled technologies leakage contributes 30-50% of the overall power consumption under nominal operating conditions. Leakage is important in a variety of different contexts. For example, in desktop applications, active leakage power (i.e., leakage power when the processor is computing) is becoming significant compared to switching power. In battery operated systems, standby leakage (i.e., leakage when the processor clock is turned off) dominates as energy is drawn over long idle periods. Increased transistor leakages not only impact the overall power consumed by a CMOS system, but also reduce the margins available for design due to the strong relationship between process variation and leakage power. It is essential for circuit and system designers to understand the components of leakage, sensitivity of leakage to different design parameters, and leakage mitigation techniques in nanometer technologies. This book provides an in-depth treatment of these issues for researchers and product designers.

No grāmatas satura

Atlasītās lappuses

Saturs

Chapter 2
21
_ll
25
Chapter 3
40
EQUIVALENT CIRCUITSN
44
f
50
Figure 36 MTCMOS flipflop using parallel high Vt structures
57
Ni N2
61
Figure 39 Leakage feedback MTCMOS flip flop static
62
Chapter 6
141
Chapter 7
163
Chapter 8
200
L
209
Chapter 9
211
Chapter 10
234
VVV0xW+2+ 20 1
236
Periphery
254

Chapter 4
77
11
81
Vdd I t I
96
botas bbarabosse cseldk14keyb long sandsly
102
Chapter 5
105
6
108
aget
121
Chapter 11
257
i
269
i
274
Chapter 12
281
B
291
Figure 129 Carbon nanotube structures
298
Autortiesības

Citi izdevumi - Skatīt visu

Bieži izmantoti vārdi un frāzes

Populāri fragmenti

42. lappuse - Z. Ma, P. Moon, P. Nguyen, L. Rumaner, R. Schweinfurth, S. Sivakumar, M. Stettler, S. Thompson, B. Tufts, J. Xu, S. Yang, and M. Bohr, "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers ofCu interconnects
78. lappuse - Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.
42. lappuse - Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks," International Symposium on Low Power Electronics and Design, pp.
202. lappuse - 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold- Voltage CMOS," IEEE Journal of Solid-State Circuits, Vol.
143. lappuse - T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshioka, K. Suzuki, F. Sano, M. Norishima, M. Murota, M. Kako. M. Kinugawa, M. Kakumu, and T. Sakurai, "A 0.9-V, 150-MHz.
79. lappuse - Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design.
79. lappuse - S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe, and J. Yamada, A 1-V high-speed MTCMOS circuit scheme for power-down application circuits, IEEE J.
143. lappuse - K. Seta, H. Hara, T. Kuroda, M. Kakumu, and T. Sakurai, "50% active-power saving without speed degradation using standby power reduction (SPR) circuit,
143. lappuse - A 60mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme," IEEE Journal of Solid-State Circuits, vol.

Bibliogrāfiskā informācija