Network Processor Design: Issues and Practices

Pirmais vāks
Mark A. Franklin, Patrick Crowley, Haldun Hadimioglu, Peter Z. Onufryk
Elsevier, 2005. gada 11. marts - 336 lappuses
0 Atsauksmes
Atsauksmes netiek pārbaudītas, taču Google meklē viltus saturu un noņem to, ja tāds tiek identificēts.

The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processors.

Through chapters on hardware, software, performance and modeling, Network Processor Design illustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors.

Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards.

  • Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule
  • Presents current research in network processor design in three distinct areas:
    • Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University.
    • Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst.
    • Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands.

No grāmatas satura

Lietotāju komentāri - Rakstīt atsauksmi

Ierastajās vietās neesam atraduši nevienu atsauksmi.

Saturs

New Horizons
1
Chapter 2 Supporting Mixed RealTime Workloads in Multithreaded Processors with Segmented Instruction Caches
9
Chapter 3 Efficient Packet Classification with Digest Caches
33
Chapter 4 Towards a Flexible Network Processor Interface for RapidIO Hypertransport and PCIExpress
55
Chapter 5 A HighSpeed Multithreaded TCP Offload Engine for 10 Gbs Ethernet
81
Chapter 6 A Hardware Platform for Network Intrusion Detection and Prevention
99
Chapter 7 Packet Processing on a SIMD Stream Processor
119
Design Considerations
145
Chapter 9 RNOSA Middleware Platform for LowCost PacketProcessing Devices
173
Chapter 10 On the Feasibility of Using Network Processors for DNA Queries
197
Chapter 11 Pipeline Task Scheduling on Network Processors
219
Chapter 12 A Framework for Design Space Exploration of Resource Efficient Network Processing on Multiprocessor SoCs
245
Chapter 13 Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures
279
Index
309
Autortiesības

Citi izdevumi - Skatīt visu

Bieži izmantoti vārdi un frāzes

Populāri fragmenti

306. lappuse - Scheduling Parallel Program Tasks onto Arbitrary Target Machines", Journal of Parallel and Distributed Computing, vol. 9 (1990), pp.
243. lappuse - Compression of individual sequences via variablerate coding," IEEE Transactions on Information Theory, vol.
30. lappuse - Y.-TS Li, S. Malik, and A. Wolfe. Cache Modeling for Real-Time Software: Beyond Direct Mapped Instruction Caches.
123. lappuse - ... since the reads occur locally to each ALU. Additional storage is provided by a 128- word scratchpad register file, the second unit from the right in Figure 5. It can be indexed with a base address specified in the instruction word and an offset specified in a local register. The scratch-pad allows for coefficient storage, short arrays, small lookup tables, and some local register spilling. The intercluster communication unit, labelled CU in the figure, allows data to be transferred among clusters...
116. lappuse - V. Paxson. Bro: A system for detecting network intruders in real-time.
51. lappuse - TV Lakshman, and D. Stiliadis. "High-speed policy-based packet forwarding using efficient multi-dimensional range matching,
51. lappuse - V. Srinivasan, G. Varghese. S. Suri . and M. Waldvogel, "Fast and scalable layer four switching.
30. lappuse - In: SODA: ACM-SIAM Symposium on Discrete Algorithms (A Conference on Theoretical and Experimental Analysis of Discrete Algorithms).

Par autoru (2005)

Mark A. Franklin received his B.A., B.S.E.E. and M.S.E.E. from Columbia University, and his Ph.D. in EE from Carnegie-Mellon University. He is currently at Washington University in St. Louis where he has a joint appointment in Electrical Engineering and Computer Science, and holds the Urbauer Chair in Engineering. He founded and is Director of the Computer and Communications Research Center and until recently was the Director of the Undergraduate Program in Computer Engineering. Dr. Franklin is engaged in research, teaching and consulting in the areas of computer and communications architectures, ASIC and embedded processor design, parallel and distributed systems, and systems performance evaluation. He is a Fellow of the IEEE, a member of the ACM, and has been an organizer and reviewer for numerous professional conferences including the HPCA8 Workshop on Network Processors (2002). He has been Chair of the IEEE TCCA (Technical Committee on Computer Architecture), and Vice-Chairman of the ACM SIGARCH (Special Interest Group on Computer Architecture).

Patrick Crowley is an associate Professor in the Department of Computer Science & Engineering at Washington University in St. Louis, Missouri. His research interests are in computer and network systems architecture, with a current focus on the design of programmable embedded network systems and the invention of superior network monitoring and security techniques. He co-founded the ACM/IEEE Symposium on Architectures for Networking and Communications Systems, and co-edited the three-book series, Network Processor Design. He serves as Associate Editor of the IEEE/ACM Transactions on Networking. In 2007, Crowley was chosen to join the DARPA Computer Science Study Group.

Haldun Hadimioglu received his BS and MS degrees in Electrical Engineering at Middle East Technical University, Ankara Turkey and his Ph.D. in Computer Science from Polytechnic University in New York. He is currently an Industry Associate Professor in the Computer Science Department and a member of the Computer Engineering faculty at the Polytechnic University. He worked as a research engineer at PETAS, Ankara Turkey (1980-1982). Dr. Hadimioglu's research and teaching interests include Computer Architecture, Parallel and Distributed Systems, Networking and VLSI Design. He was a guest editor of the special issue on "Advances in High Performance Memory Systems," IEEE Transactions on Computers (Nov 2001) and has reviewed papers for leading journals such as the IEEE Transactions on Computers. Hadimioglu is a member of the IEEE, the ACM, and Sigma Xi. He has been an organizer of various workshops including, the ISCA Memory Wall (2000), ISCA Memory Performance Issues (2002, 2001) and HPCA8 Workshop on Network Processors (2002). He received Dedicated Faculty and Outstanding Faculty awards from Polytechnic students in 1995 and 1993, respectively.

Peter Z. Onufryk received his B.S.E.E. from Rutgers University, M.S.E.E. from Purdue University, and Ph.D. in Electrical and Computer Engineering from Rutgers University. He is currently a director in the Internetworking Products Division at Integrated Device Technology, Inc. where he is responsible for architecture definition and validation of communications products. Before joining IDT, Peter was a researcher for thirteen years at AT&T Labs - Research (formally AT&T Bell Labs) where he worked on communications systems and parallel computer architectures. These included a number of parallel, cache-coherent multiprocessor and dataflow based machines that were targeted towards high performance military systems. Other work there focused on packet telephony and early network processors. Onufryk is a member of the IEEE. He was an organizer and program committee member of the HPCA8 Workshop on Network Processors 2002. Peter was the architect of four communications processors as well as numerous ASICs, boards, and systems.

Bibliogrāfiskā informācija