Meklēšana Attēli Maps Play YouTube Ziņas Gmail Disks Vēl »
Ieiet
Grāmatas Grāmatas
" An Enhanced 130 nm Generation Logic Technology Featuring 60 nm Transistors Optimized for High Performance and Low Power at 0.7 - 1.4 V," Technical Digest of the International Electron Devices Meeting, 2001 , 4 pp. "
Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low ... - 52. lappuse
autors: David Chinnery, Kurt Keutzer - 2008 - 388 lapas
Ierobežota priekšskatīšana - Par šo grāmatu

Handbook of Nanoscience, Engineering, and Technology

William A. Goddard III, Donald Brenner, Sergey Edward Lyshevski, Gerald J Iafrate - 2002 - 830 lapas
...with HighK Gate Dielectrics, 1nternational Electron Devices Meeting, Washington, DC, December 2001. 87. Thompson, S. et aL, An Enhanced 130 nm Generation...Transistors Optimized for High Performance and Low Power at 0.7-1.4 V, 1nternational Electron Devices Meeting, Washington, DC, December 2001. 5 Nanoelectronic...
Ierobežota priekšskatīšana - Par šo grāmatu

Frontiers in Electronics: Future Chips : Proceedings of the 2002 Workshop on ...

Yoon-Soo Park, Michael Shur, William Tang - 2002 - 442 lapas
...Logic Technology Requirements Tables. 14Y. Taur and T. Ning, op. cit., pp. 173 - 175. 15 S. Thompson et al., "An Enhanced 130 nm Generation Logic Technology...for High Performance and Low Power at 0.7 - 1.4 V," IEDM Tech. Digest, pp. 257 - 260, Dec. 2001. 16 SF Huang et al., "High Performance 50 nm CMOS Devices...
Ierobežota priekšskatīšana - Par šo grāmatu

Multi-Threshold CMOS Digital Circuits: Managing Leakage Power

Mohab Anis, Mohamed I. Elmasry - 2003 - 248 lapas
...Interconnect," in Proceedings of the International Electron Devices Meeting, pp. 249-252,2001. [50] S. Thompson et al., "An Enhanced 130 nm Generation Logic Technology...Optimized for High Performance and Low Power at 0.7 - 1 .4V," in Proceedings of the International Electron Devices Meeting, pp. 257-260, 2001. [51] K....
Ierobežota priekšskatīšana - Par šo grāmatu

Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a ...

Bernhard Wicht - 2003 - 184 lapas
...M. Wei, J. Xu, S. Yang, and M. Bohr, "An Enhanced 130nm Generation Logic Technology Featuring 60nm Transistors Optimized for High Performance and Low Power at 0.7 - 1.4 V," in Technical Digest International Electron Devices Meeting, IEDM. IEEE, Dec. 2001. 21. Tegze P. Haraszti,...
Ierobežota priekšskatīšana - Par šo grāmatu

Nano and Molecular Electronics Handbook

Sergey Edward Lyshevski - 2018 - 912 lapas
...with High-K Gate Dielectrics, International Electron Devices Meeting, Washington, DC, December 2001. [87] Thompson, S. et al., An Enhanced 130 nm Generation...Transistors Optimized for High Performance and Low Power at 0.7-1.4 V, International Electron Devices Meeting, Washington, DC, December 2001. Unimolecular Electronics:...
Ierobežota priekšskatīšana - Par šo grāmatu




  1. Mana bibliotēka
  2. Palīdzība
  3. Izvērstā grāmatu meklēšana