Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power Design

Pirmais vāks
Springer Science & Business Media, 2008. gada 23. janv. - 388 lappuses

This book carefully details design tools and techniques for realizing low power and energy efficiency in a highly productive design methodology.

Important topics include:
- Microarchitectural techniques to reduce energy per operation
- Power reduction with timing slack from pipelining
- Analysis of the benefits of using multiple supply and threshold voltages
- Placement techniques for multiple supply voltages
- Verification for multiple voltage domains
- Improved algorithms for gate sizing, and assignment of supply and threshold voltages
- Power gating design automation to reduce leakage
- Relationships among tatistical timing, power analysis, and parametric yield optimization

Design examples illustrate that these techniques can improve energy efficiency by two to three times.

No grāmatas satura

Saturs

DESIGN TECHNIQUES
9
Overview of the Factors Affecting the Power Consumption
11
Methodology to Optimize Energy of Computation for SOCs
107
Linear Programming for MultiVth and MultiVdd Assignment
151
Power Gating Design Automation
251
Barry Pangrle Srikanth Jadcherla
281
Winning the Power Struggle in an Uncertain
299
DESIGN EXAMPLES
323
Low Power ARM 1136JFS Design
357
Autortiesības

Citi izdevumi - Skatīt visu

Bieži izmantoti vārdi un frāzes

Populāri fragmenti

120. lappuse - V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: a first step towards software power minimization," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.
106. lappuse - Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.
148. lappuse - A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in FORTRAN,
52. lappuse - V. Stojanovic and VG Oklobdzija, "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems", IEEE Journal of Solid-State Circuits, vol.
89. lappuse - Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94720, USA...
149. lappuse - Minimization of Dynamic and Static Power Through Joint Assignment of Threshold Voltages and Sizing Optimization," International Symposium on Low Power Electronics and Design, 2003, pp.
320. lappuse - New paradigm of predictive MOSFET and interconnect modeling for early circuit design.
52. lappuse - An Enhanced 130 nm Generation Logic Technology Featuring 60 nm Transistors Optimized for High Performance and Low Power at 0.7 - 1.4 V," Technical Digest of the International Electron Devices Meeting, 2001 , 4 pp.
86. lappuse - ... Transactions on Computers, November 1992. [8] JR Goodman. Coherency for Multiprocessor Virtual Address Caches. In Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '87), October 1987. [9] MK Gowan, LL Biro, and DB Jackson. Power Considerations in the Design of the Alpha 21264 Microprocessor. In Proceedings of the 35th Design Automation Conference (DAC '98), 1998. [10] M. Huang, J. Renau, S.-M. Yoo, and J. Torrellas....

Atsauces uz šo grāmatu

Bibliogrāfiskā informācija