Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power DesignSpringer Science & Business Media, 2008. gada 23. janv. - 388 lappuses This book carefully details design tools and techniques for realizing low power and energy efficiency in a highly productive design methodology. Important topics include: Design examples illustrate that these techniques can improve energy efficiency by two to three times.
|
No grāmatas satura
1.–5. rezultāts no 53.
... Placement for Power Optimization 219 Greedy ECVS: a new dual−VDD assignment algorithm............196 Ameya R. Agnihotri, Satoshi Ono, Patrick H. Madden 9.1 Introduction..........................................................
Tools and Techniques for Low Power Design David Chinnery, Kurt Keutzer. 9.2 Placement basics ... placement .............................................239 9.5 State of the art ...
... placement Clock tree synthesis Detailed wire routing Figure 1.1 A typical EDA flow from a high level hardware design language (HDL) description through to layout. Delay, area, power constraints Blockages (e.g. RAM), power grid Custom ...
... placement is laborious, increasing the time-to-market and requiring much larger design teams. Such design-specific optimizations are seldom useful on other designs except for commonly used structures such as memory, and also may not be ...
... placement is simplified by using a fixed height for all the cells. Rows of cells are placed on the chip, with contiguous supply voltage (Vdd) rails and ground voltage (GND) rails at the top and bottom of the rows. This makes it possible ...
Saturs
9 | |
11 | |
Methodology to Optimize Energy of Computation for SOCs | 107 |
Linear Programming for MultiVth and MultiVdd Assignment | 151 |
Power Gating Design Automation | 251 |
Barry Pangrle Srikanth Jadcherla | 281 |
Winning the Power Struggle in an Uncertain | 299 |
DESIGN EXAMPLES | 323 |
Low Power ARM 1136JFS Design | 357 |
Citi izdevumi - Skatīt visu
Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low ... David Chinnery,Kurt Keutzer Priekšskatījums nav pieejams - 2008 |
Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low ... David Chinnery,Kurt Keutzer Priekšskatījums nav pieejams - 2010 |
Bieži izmantoti vārdi un frāzes
Populāri fragmenti
Atsauces uz šo grāmatu
Integrated Circuit and System Design. Power and Timing Modeling ... Nadine Azemard Ierobežota priekšskatīšana - 2007 |