Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power DesignSpringer Science & Business Media, 2008. gada 23. janv. - 388 lappuses This book carefully details design tools and techniques for realizing low power and energy efficiency in a highly productive design methodology. Important topics include: Design examples illustrate that these techniques can improve energy efficiency by two to three times.
|
No grāmatas satura
1.–5. rezultāts no 44.
... insertion/removal) load for # of fanouts vs. total cell area load for # of fanouts vs. total cell area Gate level netlist Layout Place and route Global routing Cell placement Clock tree synthesis Detailed wire routing Figure 1.1 A ...
... inserted to distribute the clock signal. The EDA flow may be iterated through many times as a design is changed to meet performance constraints. Small changes may be made at the layout level, but significant changes like resizing gates ...
... inserted to prevent races. The clock duty cycle also needs to be carefully balanced. To estimate the impact of worse ASIC pipelining delay overhead, we developed a pipeline performance and power model, with power reduction from gate ...
... inserted to de-glitch the enable signal [51]. Architectural or gate-level signals can turn off the clock to portions of the clock tree that go to idle units. This can be done with a clock gating control signal and clock signal at an AND ...
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Saturs
9 | |
11 | |
Methodology to Optimize Energy of Computation for SOCs | 107 |
Linear Programming for MultiVth and MultiVdd Assignment | 151 |
Power Gating Design Automation | 251 |
Barry Pangrle Srikanth Jadcherla | 281 |
Winning the Power Struggle in an Uncertain | 299 |
DESIGN EXAMPLES | 323 |
Low Power ARM 1136JFS Design | 357 |
Citi izdevumi - Skatīt visu
Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low ... David Chinnery,Kurt Keutzer Priekšskatījums nav pieejams - 2008 |
Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low ... David Chinnery,Kurt Keutzer Priekšskatījums nav pieejams - 2010 |
Bieži izmantoti vārdi un frāzes
Populāri fragmenti
Atsauces uz šo grāmatu
Integrated Circuit and System Design. Power and Timing Modeling ... Nadine Azemard Ierobežota priekšskatīšana - 2007 |