CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 41.
106. lappuse
... static and profiling based analysis method is used to determine basic blocks containing references to variables and also the type of those references . The static method is used to determine basic blocks containing references while ...
... static and profiling based analysis method is used to determine basic blocks containing references to variables and also the type of those references . The static method is used to determine basic blocks containing references while ...
108. lappuse
Scratchpad Overlay C Program Algorithm C Compiler Steinke's Static Allocation Algorithm C Compiler Trace Generation Scratchpad Energy Cost Overlay Algorithm Model Machine Program Trace Generation Static Allocation Algorithm Machine ...
Scratchpad Overlay C Program Algorithm C Compiler Steinke's Static Allocation Algorithm C Compiler Trace Generation Scratchpad Energy Cost Overlay Algorithm Model Machine Program Trace Generation Static Allocation Algorithm Machine ...
249. lappuse
... static performance estimation to select the design points of top 10 % in terms of performance because the proposed static estimation method has less than 10 % error around an accurate simulation result [ 10 ] . It allows us to prune the ...
... static performance estimation to select the design points of top 10 % in terms of performance because the proposed static estimation method has less than 10 % error around an accurate simulation result [ 10 ] . It allows us to prune the ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale