CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 87.
156. lappuse
... simulation time ( sec ) forwarded packets 169812 get ISS_time calls 1358680 689 232897 1863480 750 236875 1895290 744 235403 1883530 411161 197 249723 0 100 s . GDB commands simulation time sec 5226200 5721 6644050 7072 6761430 7205 ...
... simulation time ( sec ) forwarded packets 169812 get ISS_time calls 1358680 689 232897 1863480 750 236875 1895290 744 235403 1883530 411161 197 249723 0 100 s . GDB commands simulation time sec 5226200 5721 6644050 7072 6761430 7205 ...
164. lappuse
... simulation of these applications poses different constraints . In this paper , we propose an efficient framework for a symmetric multi - processor ( SMP ) simulation host to achieve fast HW / SW co - simulation for transformative ...
... simulation of these applications poses different constraints . In this paper , we propose an efficient framework for a symmetric multi - processor ( SMP ) simulation host to achieve fast HW / SW co - simulation for transformative ...
165. lappuse
... simulation is to minimize the simulation initiation interval ( SII ) . The execution time of each job in fig . 1 is replaced by the simulation time ( # processor cycles ) . Difference : • The simulation time of a job can be thought of ...
... simulation is to minimize the simulation initiation interval ( SII ) . The execution time of each job in fig . 1 is replaced by the simulation time ( # processor cycles ) . Difference : • The simulation time of a job can be thought of ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale