CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 38.
9. lappuse
... selected address generator then uses the context index field to retrieve the array parameters from the context register file as shown in Figure 3. The retrieved context entry spec- ifies the loop variables to be used for calculating the ...
... selected address generator then uses the context index field to retrieve the array parameters from the context register file as shown in Figure 3. The retrieved context entry spec- ifies the loop variables to be used for calculating the ...
84. lappuse
... selected , data is transferred in the less significant bits ( 7 ... 0 ) of the bus . Input Start Of Cell signal , asserted ( active high ) when RxData contains the first valid word of the cell . Utopia handshake input control signal ...
... selected , data is transferred in the less significant bits ( 7 ... 0 ) of the bus . Input Start Of Cell signal , asserted ( active high ) when RxData contains the first valid word of the cell . Utopia handshake input control signal ...
239. lappuse
... selected . For example , the power consumed in the memory controller's AHB in- terface varies from 18 % ( 2.02 mW in bar 4 ) to 9 % ( 0.87 mW in bar 1 ) . It should be noted that even when a slave device is not selected , the power ...
... selected . For example , the power consumed in the memory controller's AHB in- terface varies from 18 % ( 2.02 mW in bar 4 ) to 9 % ( 0.87 mW in bar 1 ) . It should be noted that even when a slave device is not selected , the power ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale