CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 65.
77. lappuse
... reference architecture specification of a hardware subsystem . We constrain the degree of customization applied to the subsystem specification to : • substituting one IP module for another ; adding a small number of new pieces of IP ...
... reference architecture specification of a hardware subsystem . We constrain the degree of customization applied to the subsystem specification to : • substituting one IP module for another ; adding a small number of new pieces of IP ...
106. lappuse
... reference assigns a value to all the elements of a memory object then it is classified as a DEF . If only some elements but not all are being assigned , then the reference is assumed to be a MOD . Any reference reading a value of the ...
... reference assigns a value to all the elements of a memory object then it is classified as a DEF . If only some elements but not all are being assigned , then the reference is assumed to be a MOD . Any reference reading a value of the ...
209. lappuse
... reference offset . An offset of 0 refers to the oldest acquired and not yet released token . The store function is ... reference to the acquired token in the channel . This reference can subsequently be used by the task to directly ...
... reference offset . An offset of 0 refers to the oldest acquired and not yet released token . The store function is ... reference to the acquired token in the channel . This reference can subsequently be used by the task to directly ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale