CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.3. rezultāts no 8.
82. lappuse
... receivers , transmitters and data checkers for the ATM cells . Aggregates of computations : this group contains objects ... receiver part of a GSM Base Station . SystemC - Plus Design Flow The front - end of the adopted SystemC - Plus ...
... receivers , transmitters and data checkers for the ATM cells . Aggregates of computations : this group contains objects ... receiver part of a GSM Base Station . SystemC - Plus Design Flow The front - end of the adopted SystemC - Plus ...
83. lappuse
... receiver and transmitting parts , while the handlers ' design is detailed in the following . Table 1. Template parameters of the UTOPIA Cells Handler Parameter Level Nphy Mode FSize Scheduler Type 3.3.1 Description Type Level selector ...
... receiver and transmitting parts , while the handlers ' design is detailed in the following . Table 1. Template parameters of the UTOPIA Cells Handler Parameter Level Nphy Mode FSize Scheduler Type 3.3.1 Description Type Level selector ...
84. lappuse
... receiver block : it gets ATM Cells from the shared FIFO , splits them into 8 / 16 - bit records ( by means of the method provided by the cell itself ) and outputs them to the physical layer according to the selected protocol . The cells ...
... receiver block : it gets ATM Cells from the shared FIFO , splits them into 8 / 16 - bit records ( by means of the method provided by the cell itself ) and outputs them to the physical layer according to the selected protocol . The cells ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale