CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 26.
118. lappuse
... Priority Task Assignment Figure 3 : Design methodology for embedded systems 4.2 Static Phase In this phase there are four main processes : ( 1 ) Task - level graph transformations ; ( 2 ) HW / SW synthesis ; ( 3 ) HW / SW partitioning ...
... Priority Task Assignment Figure 3 : Design methodology for embedded systems 4.2 Static Phase In this phase there are four main processes : ( 1 ) Task - level graph transformations ; ( 2 ) HW / SW synthesis ; ( 3 ) HW / SW partitioning ...
203. lappuse
... priority requester ( line 16 ) . On the other hand , if the temporary grant causes G - dl ( line 13 ) , the temporary grant will be undone ; then , be- cause the released resource cannot be granted to the highest priority requester ...
... priority requester ( line 16 ) . On the other hand , if the temporary grant causes G - dl ( line 13 ) , the temporary grant will be undone ; then , be- cause the released resource cannot be granted to the highest priority requester ...
251. lappuse
... priority is assigned to the processing element . After this initial static priority assignment , we swap the priorities of two processing elements on the same bus for further investigation . Although swapping more than two processing ...
... priority is assigned to the processing element . After this initial static priority assignment , we swap the priorities of two processing elements on the same bus for further investigation . Although swapping more than two processing ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale