CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 81.
19. lappuse
... present and / or absent in order for the rule to be activated ( parenthesized after the rule name ) . The action ... present " . A signal is " present " if it is assigned a value . When fire is satisfied , then out is set to " present ...
... present and / or absent in order for the rule to be activated ( parenthesized after the rule name ) . The action ... present " . A signal is " present " if it is assigned a value . When fire is satisfied , then out is set to " present ...
20. lappuse
... present " ports and still satisfies the constraints . This means that no other ports can be set to not " present " . The inner loop of FMO does this minimization . Following the creation of an operation , we restrict the model formula ...
... present " ports and still satisfies the constraints . This means that no other ports can be set to not " present " . The inner loop of FMO does this minimization . Following the creation of an operation , we restrict the model formula ...
206. lappuse
... present design technology for MPSoC integration with an emphasis on three contributions : 1 . 2 . 3 . We present TTL , a task - level interface that can be used both for developing parallel application models and as a platform interface ...
... present design technology for MPSoC integration with an emphasis on three contributions : 1 . 2 . 3 . We present TTL , a task - level interface that can be used both for developing parallel application models and as a platform interface ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale