CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 47.
119. lappuse
... partitioning for dynamically reconfigurable architectures ; ( c ) data partitioning for HW / SW partitioning the amount of data means that we will be forced to use external memory resources . Using this approach , we increase the ...
... partitioning for dynamically reconfigurable architectures ; ( c ) data partitioning for HW / SW partitioning the amount of data means that we will be forced to use external memory resources . Using this approach , we increase the ...
122. lappuse
... partitioning of applications represented as procedural call- graphs : 1 ) we prove that during partitioning , the execution time metric for moving a vertex needs to be updated only for the imme- diate neighbours of the vertex , rather ...
... partitioning of applications represented as procedural call- graphs : 1 ) we prove that during partitioning , the execution time metric for moving a vertex needs to be updated only for the imme- diate neighbours of the vertex , rather ...
123. lappuse
... partitioning ; our efforts in improving the quality of the cost function are closely related to [ 4 ] . Our partitioning granularity is similar to [ 6 ] , effectively that of a loop - procedure call - graph ; each partitioning object ...
... partitioning ; our efforts in improving the quality of the cost function are closely related to [ 4 ] . Our partitioning granularity is similar to [ 6 ] , effectively that of a loop - procedure call - graph ; each partitioning object ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale