CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.3. rezultāts no 44.
49. lappuse
... objects , as illustrated in the simple example of Figure 2 , where the four objects represent application functions . Each DSOC object has a language - neutral SIDL interface . As illustrated in Figure 2 , the DSOC objects can be ...
... objects , as illustrated in the simple example of Figure 2 , where the four objects represent application functions . Each DSOC object has a language - neutral SIDL interface . As illustrated in Figure 2 , the DSOC objects can be ...
107. lappuse
... object mok is continuing ( CONT ) on the SPM on an edge e¡ , then it was already continuing ( CONT ) on a previous edge ej or it was spill loaded ( LOAD ) onto the SPM on the edge e ;. The following flow constraints ( eqn . 7 , 8 and 9 ...
... object mok is continuing ( CONT ) on the SPM on an edge e¡ , then it was already continuing ( CONT ) on a previous edge ej or it was spill loaded ( LOAD ) onto the SPM on the edge e ;. The following flow constraints ( eqn . 7 , 8 and 9 ...
234. lappuse
... objects used in benchmark firstaid . In this context , we define the " lifetime " of an object as the number of bytecodes executed between the creation of the object and the time when it becomes garbage . The second bar gives the ...
... objects used in benchmark firstaid . In this context , we define the " lifetime " of an object as the number of bytecodes executed between the creation of the object and the time when it becomes garbage . The second bar gives the ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale