CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 61.
84. lappuse
... methods in order to to assemble the cell . The received ATM cells are stored in the shared FIFO ( Figure 5 ) using the Write ( ) Guarded Method [ 2 ] that automatically manages concurrent access to the shared data container and checks ...
... methods in order to to assemble the cell . The received ATM cells are stored in the shared FIFO ( Figure 5 ) using the Write ( ) Guarded Method [ 2 ] that automatically manages concurrent access to the shared data container and checks ...
92. lappuse
... method has been applied to the design of a new media - processing chip for mobile devices . The application of the method shows that it is not only effective for finding logical errors in the implementation , but also eliminates errors ...
... method has been applied to the design of a new media - processing chip for mobile devices . The application of the method shows that it is not only effective for finding logical errors in the implementation , but also eliminates errors ...
207. lappuse
... method [ 8 ] of IMEC focuses on source code transformation to optimize memory accesses and memory footprint . To our knowledge the method does not address the mapping of concurrent applications onto multiprocessor platforms . The Task ...
... method [ 8 ] of IMEC focuses on source code transformation to optimize memory accesses and memory footprint . To our knowledge the method does not address the mapping of concurrent applications onto multiprocessor platforms . The Task ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale