CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 45.
7. lappuse
... loop unit . All branch and loop related instructions are dispatched to it . Several loop count registers and a semi - autonomous state machine maintained within this unit mirror the loop counts ... loop 2b Loop Stack pop loop push loop ( 7.
... loop unit . All branch and loop related instructions are dispatched to it . Several loop count registers and a semi - autonomous state machine maintained within this unit mirror the loop counts ... loop 2b Loop Stack pop loop push loop ( 7.
8. lappuse
current loop 2b Loop Stack pop loop push loop ( from opcode ) start_count 74b +1 Mux 2x1 96 clear Il Count Reg Loop Count Loop write enable 74b Register x 4 Contexts 9b = current loop Mux 4x1 { loop_type , II , end_count start_count ...
current loop 2b Loop Stack pop loop push loop ( from opcode ) start_count 74b +1 Mux 2x1 96 clear Il Count Reg Loop Count Loop write enable 74b Register x 4 Contexts 9b = current loop Mux 4x1 { loop_type , II , end_count start_count ...
9. lappuse
... loop variables to be used for calculating the address . The muxes at the top right of the figure use this information to select the appropriate loop variables . The shifters then shift the selected loop variables and the result is ORed ...
... loop variables to be used for calculating the address . The muxes at the top right of the figure use this information to select the appropriate loop variables . The shifters then shift the selected loop variables and the result is ORed ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale