CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 38.
49. lappuse
... latency is essential . Here , we STMicroelectronics ' interconnect technology generation framework [ 9 ] , which supports out - of - order and split - transactions . A common issue with all NoC topologies is communication latency [ 10 ] ...
... latency is essential . Here , we STMicroelectronics ' interconnect technology generation framework [ 9 ] , which supports out - of - order and split - transactions . A common issue with all NoC topologies is communication latency [ 10 ] ...
181. lappuse
... latency ( ns ) a , scheme 1 fixed b . scheme 2 M - 1 c . scheme 3 M = 2 d . scheme 3 M = 4 • , scheme 3 M - 7 0 10 20 30 40 Transmission rate ( % ) 50 60 Figure 8 : Average latency in a 4 × 4 mesh with different trans- mission rates for ...
... latency ( ns ) a , scheme 1 fixed b . scheme 2 M - 1 c . scheme 3 M = 2 d . scheme 3 M = 4 • , scheme 3 M - 7 0 10 20 30 40 Transmission rate ( % ) 50 60 Figure 8 : Average latency in a 4 × 4 mesh with different trans- mission rates for ...
195. lappuse
... latency to be equal to the latency in absence of any bypassing . Although such schedul- ing produces legitimate schedules ( even for statically sched- uled processors ) , it does not allow the compiler to effectively exploit available ...
... latency to be equal to the latency in absence of any bypassing . Although such schedul- ing produces legitimate schedules ( even for statically sched- uled processors ) , it does not allow the compiler to effectively exploit available ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale