CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 67.
14. lappuse
... instruction set generation ( Phase I ) ; dual pipeline instruction set creation ( Phase II ) ; and , dual pipeline ASIP construction and code generation ( Phase III ) . The design flow is shown in ... instructions in an instruction trace 14.
... instruction set generation ( Phase I ) ; dual pipeline instruction set creation ( Phase II ) ; and , dual pipeline ASIP construction and code generation ( Phase III ) . The design flow is shown in ... instructions in an instruction trace 14.
15. lappuse
resentation depicting the dependency of instructions in an instruction trace , where nodes represent instructions , and directed edges represent dependency . A node has a type that corresponds to the type of instruction it represents ...
resentation depicting the dependency of instructions in an instruction trace , where nodes represent instructions , and directed edges represent dependency . A node has a type that corresponds to the type of instruction it represents ...
16. lappuse
... Instruction Set ( TIS ) , find two instruction sets , IS1 and IS2 for two pipes * / / * Initialize the two instruction sets with Load / Store instructions and ALU / CTRL instructions in TIS * / IS1 = LoadStore ( TIS ) ; IS2 = ALU ( TIS ) ...
... Instruction Set ( TIS ) , find two instruction sets , IS1 and IS2 for two pipes * / / * Initialize the two instruction sets with Load / Store instructions and ALU / CTRL instructions in TIS * / IS1 = LoadStore ( TIS ) ; IS2 = ALU ( TIS ) ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale