CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 78.
123. lappuse
... function in [ 6 ] ignores the effect of HW area as long as the area constraint is satisfied . [ 4 ] provides an in - depth discussion of cost functions and the no- tion of improving the results obtained from a simple linear cost function ...
... function in [ 6 ] ignores the effect of HW area as long as the area constraint is satisfied . [ 4 ] provides an in - depth discussion of cost functions and the no- tion of improving the results obtained from a simple linear cost function ...
209. lappuse
... function and tryReAcquireRoom is the non - blocking acquire function . The acquire and release functions synchronize for vectors of count tokens at a time . The acquire functions are named “ reacquire ” since they also acquire tokens ...
... function and tryReAcquireRoom is the non - blocking acquire function . The acquire and release functions synchronize for vectors of count tokens at a time . The acquire functions are named “ reacquire ” since they also acquire tokens ...
211. lappuse
... function ( Figure 9 , Line 07 ) and the store function ( Figure 8 , Line 09 ) use relative addressing . The advantage of this is that the address generation for the FIFO can be implemented in the load and store functions . Hence ...
... function ( Figure 9 , Line 07 ) and the store function ( Figure 8 , Line 09 ) use relative addressing . The advantage of this is that the address generation for the FIFO can be implemented in the load and store functions . Hence ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale