CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 87.
93. lappuse
... example of class diagrams for the structure of a system . The stereotype << SoCModule >> depicts the instance of such class is a component of the target system . Class analysis and class diagram can help us to clarify the static ...
... example of class diagrams for the structure of a system . The stereotype << SoCModule >> depicts the instance of such class is a component of the target system . Class analysis and class diagram can help us to clarify the static ...
227. lappuse
... example from the previous section , for i = 0 , this constraint is generated for round key operations rk5 = rkl Rrk4 , by 4 5 = 1 ( for i → j = k in ( 4 ) ) . 1- X¡ , " masked " , m \ + 1 - Xk , " original " , m3 + xj , " masked " , m2 ...
... example from the previous section , for i = 0 , this constraint is generated for round key operations rk5 = rkl Rrk4 , by 4 5 = 1 ( for i → j = k in ( 4 ) ) . 1- X¡ , " masked " , m \ + 1 - Xk , " original " , m3 + xj , " masked " , m2 ...
241. lappuse
... example AMBA - based system . Bar 3 of Figure 7 indicates that using a seg- mented bus , an overall savings of 16 % are achieved . This is due to 70 % savings in bus line power , and 11 % savings in interface power . The impact on ...
... example AMBA - based system . Bar 3 of Figure 7 indicates that using a seg- mented bus , an overall savings of 16 % are achieved . This is due to 70 % savings in bus line power , and 11 % savings in interface power . The impact on ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale