CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 34.
13. lappuse
... data path to enhance performance . A system called PEAS - III for the creation of pipelined ASIPS is described in [ 16 ] . A parallel and scalable ASIP ar- chitecture suitable for reactive systems is described in [ 19 ] . A novel ...
... data path to enhance performance . A system called PEAS - III for the creation of pipelined ASIPS is described in [ 16 ] . A parallel and scalable ASIP ar- chitecture suitable for reactive systems is described in [ 19 ] . A novel ...
18. lappuse
... data paths , not the instruction set and control . In the framework , each processing element is described in a structural language that only requires the specification of the data path and constraints on how it can be used . From such ...
... data paths , not the instruction set and control . In the framework , each processing element is described in a structural language that only requires the specification of the data path and constraints on how it can be used . From such ...
68. lappuse
... data can be delivered to the destination as fast as possible . Here the commonly used microarchitectural compo ... Path and Data Path Modeling using OSMs provides us a natural way to decouple the data path and the control path of the OCA ...
... data can be delivered to the destination as fast as possible . Here the commonly used microarchitectural compo ... Path and Data Path Modeling using OSMs provides us a natural way to decouple the data path and the control path of the OCA ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale