CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 69.
108. lappuse
... Consumption J ) 5000+ 4000 3000+ 2000 + 1000 + - 0+ 64 128 256 512 1024 Scratchpad Size Bytes ) Simulator ( Armulator ) Energy Profiler Energy Consumption Simulator ( Armulator ) Figure 6 : Energy Consumption of Edge Detection using SO ...
... Consumption J ) 5000+ 4000 3000+ 2000 + 1000 + - 0+ 64 128 256 512 1024 Scratchpad Size Bytes ) Simulator ( Armulator ) Energy Profiler Energy Consumption Simulator ( Armulator ) Figure 6 : Energy Consumption of Edge Detection using SO ...
120. lappuse
... consumption for a XC2V1000 device during configuration is 1300mW . There are three components to this power consumption : ( 1 ) 200mW used by the device itself [ 2 ] ; ( 2 ) the power consumption of the configuration pre - fetch unit in ...
... consumption for a XC2V1000 device during configuration is 1300mW . There are three components to this power consumption : ( 1 ) 200mW used by the device itself [ 2 ] ; ( 2 ) the power consumption of the configuration pre - fetch unit in ...
236. lappuse
... consumption , and the factors on which they depend . We decompose the communication architecture power into power consumed by logic components ( such as arbiters , decoders , bus bridges ) , global bus lines ( that carry address , data ...
... consumption , and the factors on which they depend . We decompose the communication architecture power into power consumed by logic components ( such as arbiters , decoders , bus bridges ) , global bus lines ( that carry address , data ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale