CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 74.
66. lappuse
... computation architecture . While there are mature platforms and techniques for the modeling and evaluation of computation archi- tectures , the same is not true for the communication architectures . A major challenge in modeling the ...
... computation architecture . While there are mature platforms and techniques for the modeling and evaluation of computation archi- tectures , the same is not true for the communication architectures . A major challenge in modeling the ...
68. lappuse
... computation architectures are usually two distinct domains . In today's computation architectures , pipelines are implemented to execute streams of instructions to minimize computation latency . The microarchitectural components here ...
... computation architectures are usually two distinct domains . In today's computation architectures , pipelines are implemented to execute streams of instructions to minimize computation latency . The microarchitectural components here ...
248. lappuse
... computation and communication in system design allows the system designer to explore the communication architecture independently of component selection and mapping . In this paper we present an iterative two - step exploration ...
... computation and communication in system design allows the system designer to explore the communication architecture independently of component selection and mapping . In this paper we present an iterative two - step exploration ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale