CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 11.
101. lappuse
... cache performance . In our experiments , we also quantify the increase in the code size as a result of our dTLB ... line ( block ) , which is much smaller in size than a data page . Consequently , the compiler needs to apply cache Table ...
... cache performance . In our experiments , we also quantify the increase in the code size as a result of our dTLB ... line ( block ) , which is much smaller in size than a data page . Consequently , the compiler needs to apply cache Table ...
142. lappuse
... cache dissipation is based on single bank and routing power ( keeping with ... line , and 10pF for " off - chip , on - package " estimates ( based on data ... line , and bitline dissipation for a hypothetical 64MB ROM array using ...
... cache dissipation is based on single bank and routing power ( keeping with ... line , and 10pF for " off - chip , on - package " estimates ( based on data ... line , and bitline dissipation for a hypothetical 64MB ROM array using ...
143. lappuse
... Cache Size ( bytes ) 2M 4M BM Contexts / PE Speech PES 16 8 Figure 2 : Fraction of L2 misses by data stream for a 4 ... lines in size on the original system , and remain multiple ( if fewer ) cache lines when compressed . Thus ...
... Cache Size ( bytes ) 2M 4M BM Contexts / PE Speech PES 16 8 Figure 2 : Fraction of L2 misses by data stream for a 4 ... lines in size on the original system , and remain multiple ( if fewer ) cache lines when compressed . Thus ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale