CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 88.
89. lappuse
... ALGORITHM The substitution algorithm used for type inference in languages such as ML [ 7 ] can be extended for the presented type system by modifying the algorithm to handle the disjunctive type scheme . This section presents such an ...
... ALGORITHM The substitution algorithm used for type inference in languages such as ML [ 7 ] can be extended for the presented type system by modifying the algorithm to handle the disjunctive type scheme . This section presents such an ...
127. lappuse
... algorithm . The point BESTDEV rep- resents the best performance improvement by our SA formulation over the KLFM algorithm , while point WORSTDEV represents the best solutions computed by the KLFM algorithm . Similarly , Fig- ure 8 ...
... algorithm . The point BESTDEV rep- resents the best performance improvement by our SA formulation over the KLFM algorithm , while point WORSTDEV represents the best solutions computed by the KLFM algorithm . Similarly , Fig- ure 8 ...
203. lappuse
... Algorithm 1 . ALGORITHM 2. DAA ( Approach Two ) DAA ( event ) { case ( event ) { 1 2 a request : 3 456 7680 if the resource is available grant the resource to the requester else if the request would cause request deadlock ( R - dl ) ...
... Algorithm 1 . ALGORITHM 2. DAA ( Approach Two ) DAA ( event ) { case ( event ) { 1 2 a request : 3 456 7680 if the resource is available grant the resource to the requester else if the request would cause request deadlock ( R - dl ) ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale