CODES+ISSSACM Press, 2004 |
No grāmatas satura
1.–3. rezultāts no 31.
75. lappuse
... abstraction levels for various types of system . We begin by stating the abstraction levels that comprise ' transaction - level ' and identify roles and responsibilities that apply within the use- models . We then take each use - model ...
... abstraction levels for various types of system . We begin by stating the abstraction levels that comprise ' transaction - level ' and identify roles and responsibilities that apply within the use- models . We then take each use - model ...
80. lappuse
... abstraction level for capturing a behavioral specification of the system at a higher level of abstraction . We also differentiate UM4 and UM5 , and motivate the migration of emphasis from the PV to CP levels , based on the lesser role ...
... abstraction level for capturing a behavioral specification of the system at a higher level of abstraction . We also differentiate UM4 and UM5 , and motivate the migration of emphasis from the PV to CP levels , based on the lesser role ...
247. lappuse
... abstraction level outperforms the other two models . Table 2 gives the average speedup of the CCATB over the PA - BCA and T - BCA models . We note that on average , CCATB is faster than T - BCA by 67 % and even faster than PA - BCA ...
... abstraction level outperforms the other two models . Table 2 gives the average speedup of the CCATB over the PA - BCA and T - BCA models . We note that on average , CCATB is faster than T - BCA by 67 % and even faster than PA - BCA ...
Saturs
Keynote | 1 |
DualPipeline Heterogeneous ASIP Design | 12 |
Fast CycleAccurate Simulation and Instruction Set Generation | 18 |
Autortiesības | |
28 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algorithm allocation application approach array assignment benchmarks block buffer cache checksum clock compiler components Computer concurrency constraints cosimulator cost cycles data hazard dataflow deadlock decoder design space dTLB dynamic edge embedded systems energy consumption evaluate example execution exploration flash memory function hardware HW/SW IDCT IEEE implementation input instruction set interface iteration latency leakage power livelock logic loop loop fusion mapping memory objects mesochronous methodology multiprocessor node on-chip operation optimal output overhead packet parameters partitioning path performance phase pipeline platform port power consumption problem Proc processor proposed queue reconfigurable register file request requires resource RTOS scenarios scheduling Section shown in Figure signal SIMD simulation solution specification speech recognition Structured ASIC switch synchronization synthesis system-level SystemC Table technique tion type inference type schemes variables Verilog VHDL VLIW XScale