Processor Design: System-On-Chip Computing for ASICs and FPGAs

Pirmais vāks
Jari Nurmi
Springer Science & Business Media, 2007. gada 26. jūl. - 526 lappuses

Processor Design addresses the design of different types of embedded, firmware-programmable computation engines. Because the design and customization of embedded processors has become a mainstream task in the development of complex SoCs (Systems-on-Chip), ASIC and SoC designers must master the integration and development of processor hardware as an integral part of their job. Even contemporary FPGA devices can now accommodate several programmable processors. There are many different kinds of embedded processor cores available, suiting different kinds of tasks and applications.

Processor Design provides insight into a number of different flavors of processor architectures and their design, software tool generation, implementation, and verification. After a brief introduction to processor architectures and how processor designers have sometimes failed to deliver what was expected, the authors introduce a generic flow for embedded on-chip processor design and start to explore the vast design space of on-chip processing. The types of processor cores covered include general purpose RISC cores, traditional DSP, a VLIW approach to signal processing, processor cores that can be customized for specific applications, reconfigurable processors, protocol processors, Java engines, and stream processors. Co-processor and multi-core design approaches that deliver application-specific performance over and above that which is available from single-core designs are also described.

The special design requirements for processors targeted for FPGA implementation, clock generation and distribution in microprocessor circuits, and clockless realization of processors are addressed. Tools and methodologies for application-specific embedded processor design are covered, together with processor modelling and early estimation techniques, and programming tool support for custom processors. The book concludes with a glance to the future of embedded on-chip processors.

No grāmatas satura

Atlasītās lappuses

Saturs

Embedded Computer Architecture Fundamentals
7
Problems Fallacies
27
Processor Design Flow 69 Capturing requirements
69
GeneralPurpose Embedded Processor Cores The COFFEE
83
The DSP and Its Impact on Technology 101 Introduction
101
Why a DSP is different 105 The evolving architecture of a DSP 113 Summary 119 7 VLIW DSP Processor for HighEnd Mobile Communication
122
8 Customizable Processors and Processor Customization 149 Introduction
149
How microprocessor use differs between
157
Closing comments
255
Hardware abstraction to handle the complexity
262
Java CoProcessor for Embedded Systems 287 Introduction 287
309
Processor Clock Generation and Distribution 339 Introduction
339
Low power clock distribution 356 Future directions in clock distribution 360 Summary 366 16 Asynchronous and SelfTimed Processor Design 367 ...
376
Summary and conclusions
388
EarlyEstimation Modeling of Processors 391 Introduction 391 History of early estimation models for computer architectures 392 Adapting models to...
395
TACO configurable SystemC simulator 415 Conclusion 425 19 Programming Tools for Reconfigurable Processors 427 Algorithm development on r...
428

Tensilicas extensible Xtensa processor core 162 Conclusion 175 9 RunTime Reconfigurable Processors
177
Coprocessor Approach to Accelerating Multimedia
209
Designing SoftCore Processors for FPGAs 229 Configurable processors
230
the GriffyC approach 439 20 SoftwareBased SelfTesting of Embedded Processors 447 Evolution of softwarebased selftest 452 Highlevel SBST meth...
476
Index
515
Autortiesības

Citi izdevumi - Skatīt visu

Bieži izmantoti vārdi un frāzes

Populāri fragmenti

122. lappuse - Cramming More Components onto Integrated Circuits," Electronics 38(8) April 19, 1965. Here, Dr. Moore notes that "[t]he complexity for minimum component costs has increased at a rate of roughly a factor of two per year. Certainly over the short term, this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number...
487. lappuse - Keckler, and D. Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures.
212. lappuse - The rest of the chapter is organized as follows. The next section looks at the economics of the LS by performing a principal component and a cluster analysis.
105. lappuse - This involves sampling the signal at a rate that is at least twice the highest frequency present and converting the sample values to digital words.
55. lappuse - ... contain an address: PC, register, memory word, and effective-address arithmetic. If there is no plan to expand the address from the start, then the chances of successfully changing address size are so slim that it normally means the end of that computer family. Bell and Strecker [1976] put it like this: There is only one mistake that can be made in computer design that is difficult to recover from — not having enough address bits for memory addressing and memory management.
xvii. lappuse - Tampere University of Technology Institute of Digital and Computer Systems PO BOX 553, FIN-33101, Tampere, Finland E-mail: lasse.harju@tut.fi ABSTRACT This paper presents an ASIC implementation of a WCDMA Rake receiver.
288. lappuse - The rest of the chapter is organized as follows. In the next section, we first review the classical ML and MAP detection methods in AWGN channel.
114. lappuse - LEGEND: ACC- Accumulator ARP - Auxiliary register pointer ARO * Auxiliary register 0 AR1 - Auxiliary register 1 DP * Data page pointer PC = Program counter P » P register T = T register Fig.
500. lappuse - Lilja. MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research.
493. lappuse - Wire length distribution for placements of computer logic," IBM Journal of Research and Development, vol.

Par autoru (2007)

Dr. Jari Nurmi is Professor at Tampere University of Technology and his expertises lie in: DSP Processor Architecture, Network-on-Chip, Embedded System-on-Chip Design, Integrated Signal Processing and Digital Communication Circuits.

Jari Nurmi has edited one successful book for Springer.

Bibliogrāfiskā informācija