The Designer's Guide to VHDLThe Designer's Guide to VHDL is both a comprehensive manual for the language and an authoritative reference on its use in hardware design at all levels, from the system level to the gate level. Using the IEEE standard for VHDL, the author presents the entire description language and builds a modeling methodology based on successful software engineering techniques. Requiring only a minimal background in programming, this is an excellent tutorial for anyone in computer architecture, digital systems engineering, or CAD. The book is organized so that it can be either read cover-to-cover for a comprehensive tutorial or kept deskside as a reference to the language. Each chapter introduces a number of related concepts or language facilities and illustrates each one with examples. Scattered throughout the book are four case studies, which bring together preceding material in the form of extended worked examples. All of the examples and case studies, complete with test drivers for running the VHDL code, are available via the World Wide Web. In addition, each chapter is followed by a set of related exercises. |
No grāmatas satura
1.3. rezultāts no 80.
44. lappuse
Subtypes In Section 2 . 2 we saw ... We can represent such objects by declaring a
subtype , which defines a restricted set of values from a base type . The condition
that determines which values are in the subtype is called a constraint . Using a ...
Subtypes In Section 2 . 2 we saw ... We can represent such objects by declaring a
subtype , which defines a restricted set of values from a base type . The condition
that determines which values are in the subtype is called a constraint . Using a ...
45. lappuse
The VHDL standard includes two predefined integer subtypes , defined as
subtype natural is integer range 0 to highest integer ; subtype positive is integer
range 1 to highest integer ; Where the logic of a design indicates that a number
should ...
The VHDL standard includes two predefined integer subtypes , defined as
subtype natural is integer range 0 to highest integer ; subtype positive is integer
range 1 to highest integer ; Where the logic of a design indicates that a number
should ...
367. lappuse
FIGURE 15 - 15 use work . dix _ types . all ; package dlx _ instr is subtype dlx _
opcode is bit _ vector ( 0 to 5 ) ; subtype dlx _ sp _ func is bit _ vector ( 0 to 5 ) ;
subtype dlx _ fp _ func is bit _ vector ( 0 to 4 ) ; subtype dlx _ reg _ addr is bit _ ...
FIGURE 15 - 15 use work . dix _ types . all ; package dlx _ instr is subtype dlx _
opcode is bit _ vector ( 0 to 5 ) ; subtype dlx _ sp _ func is bit _ vector ( 0 to 5 ) ;
subtype dlx _ fp _ func is bit _ vector ( 0 to 4 ) ; subtype dlx _ reg _ addr is bit _ ...
Lietotāju komentāri - Rakstīt atsauksmi
Ierastajās vietās neesam atraduši nevienu atsauksmi.
Saturs
Fundamental Concepts | 1 |
Exercises | 25 |
Exercises | 51 |
Autortiesības | |
26 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
actual allows architecture body array associated attribute begin behavioral bit_vector block boolean called cell changes Chapter character clock complete component instance condition configuration connected constant contains conversion counter cycle defined delay described determine Develop downto driver element end process entity entity declaration example executed expression false function identifier implementation indication initial input instantiation instruction integer interface label logic loop memory module natural Note object operand operations output package parameter perform port map position procedure range record refer represent reset resolved result shown in Figure shows signal assignment simulation specify statement std_logic stored string structure subtype syntax rule tion token transaction true unit variable vector VHDL wait write
Atsauces uz šo grāmatu
Turings Connectionism: An Investigation of Neural Network Architectures Christof Teuscher Ierobežota priekšskatīšana - 2002 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |
Bibliogrāfiskā informācija
| Nosaukums | The Designer's Guide to VHDL |
| Autors | Peter J. Ashenden |
| Izdevums: | 2 |
| Izdevējs | Morgan Kaufmann, 1996 |
| Oriģināls no | Mičiganas universitāte |
| Digitalizēta | 13.12.2007 |
| ISBN | 1558602704, 9781558602700 |
| Apjoms | 688 lappuses |
| Eksportēt avotu | BiBTeX EndNote RefMan |