VLSI-SoC: Research Trends in VLSI and Systems on Chip: Fourteenth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC2006), October 16-18, 2006, Nice, FranceGiovanni De Micheli, Salvador Mir, Ricardo Reis Springer, 2010. gada 23. aug. - 394 lappuses This book contains extended and revised versions of the best papers that were presented during the fourteenth edition of the IFIP TC10/WG10.5 International Conference on Very Large Scale Integration, a global System-on-a-Chip Design & CAD conference. The 14th conference was held at the Hotel Boscolo, Nice, France (October 16-18, 2006). Previous conferences have taken place in Edinburgh, Trondheim, Vancouver, Munich, Grenoble, Tokyo, Gramado, Lisbon, Montpellier, Darmstadt and Perth. The purpose of this conference, sponsored by IFIP TC 10 Working Group 10.5 and by the IEEE Council on Electronic Design Automation (CEDA), is to provide a forum to exchange ideas and show industrial and academic research results in the field of microelectronics design. The current trend toward increasing chip integration and technology process advancements brings about stimulating new challenges both at the physical and system-design levels, as well in the test of these systems. VLSI- SOC conferences aim to address these exciting new issues. |
No grāmatas satura
1.5. rezultāts no 34.
vi. lappuse
... Mapping Applications on MultiProcessor, System-on-Chip Architectures Giovanni Beltrame, Donatella Sciuto, Christina Silvano Frequency and Speed Setting for Energy Conservation in Autonomous Mobile Robots Jeff Brateman, Changjiu Xian ...
... Mapping Applications on MultiProcessor, System-on-Chip Architectures Giovanni Beltrame, Donatella Sciuto, Christina Silvano Frequency and Speed Setting for Energy Conservation in Autonomous Mobile Robots Jeff Brateman, Changjiu Xian ...
133. lappuse
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
175. lappuse
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
176. lappuse
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
177. lappuse
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Saturs
| 24 | |
Electronic Detection of DNA Adsorption and Hybridization | 54 |
Shekhar Borkar | 69 |
A Survey of Probabilistic CMOS Technology | 101 |
Time | 119 |
Soft Error Resilient System Design through Error Correction 143 | 142 |
Library Compatible Variational Delay Computation | 157 |
A PowerEfficient Methodology for Mapping Applications on Multi | 177 |
Configurable OnLine Global Energy Optimization in MultiCore | 217 |
Logic Synthesis of EXOR Projected Sum of Products | 241 |
Optimization 281 | 280 |
Broadside Transition Test Generation for Partial Scan Circuits | 301 |
Comparison of an Æthereal Network on Chip and Traditional | 317 |
Designing Routing and MessageDependent Deadlock Free | 337 |
Dynamic Reconfigurable Architecture Exploration based | 357 |
Emerging Technology for Body Area Networks Julien Penders Bert Gyselinckx Ruud Vullers Olivier Rousseaux | 377 |
Citi izdevumi - Skatīt visu
VLSI-SoC: Research Trends in VLSI and Systems on Chip: Fourteenth ... Giovanni De Micheli,Salvador Mir,Ricardo Reis Priekšskatījums nav pieejams - 2007 |
VLSI-SoC: Research Trends in VLSI and Systems on Chip: Fourteenth ... Giovanni De Micheli,Salvador Mir,Ricardo Reis Priekšskatījums nav pieejams - 2010 |
Bieži izmantoti vārdi un frāzes
achieve algorithm analysis application approach architecture array buffer cell chip circuit clock combinational communication compared components computation Conference configuration connections considered constraints consumption core correction corresponding cycles delay depends detection device distribution dynamic effective electronic energy error estimated example execution fault Figure flow frequency function gain gate given IEEE impact implementation increase input integration interconnect International limited logic mapping measurement memory method minimal needed node Note obtained operation optimal output parameters partitioning path performance possible presented probabilistic probability problem processor proposed range reconfigurable reduced reference respectively sample scaling schedule sensor shown shows signal simulation soft error solution specific speed step switch Table task technique tion transistors transition types variability variations voltage
Populāri fragmenti
ii. lappuse - IFIP's aim is two-fold: to support information processing within its member countries and to encourage technology transfer to developing nations. As its mission statement clearly states, IF IP's mission is to be the leading, truly international, apolitical organization which encourages and assists in the development, exploitation and application of information technology for the benefit of all people. IFIP is a non-profitmaking organization, run almost solely by 2500 volunteers.
ii. lappuse - IFIP's events range from an international congress to local seminars, but the most important are: the IFIP World Computer Congress, held every second year; open conferences; working conferences. The flagship event is the IFIP World Computer Congress, at which both invited and contributed papers are presented. Contributed papers are rigorously refereed and the rejection rate is high. As with the Congress, participation in the open conferences is open to all and papers may be invited or...
101. lappuse - School of Electrical and Computer Engineering Georgia Institute of Technology Atlanta, Georgia 30332-0250 Abstract This paper considers hardware support for the exploitation of control parallelism on data parallel architectures.
176. lappuse - J. Qian, S. Pullela, and L. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates,
155. lappuse - Impact of CMOS technology scaling on the atmospheric neutron soft error rate," IEEE Transactions on Nuclear Science, vol.
176. lappuse - The generalized adjoint network and network sensitivities," IEEE Trans, on Circuit Theory, vol.
179. lappuse - Dynamic power management [3] is a design methodology that dynamically adapts an embedded system to provide the requested services and performance levels with a minimum number of active components. This methodology is based on the idea that not all system components are always required to be in the active state, and peak performance is only required during some time intervals.
196. lappuse - R. Soma, and M. Pedram. Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times.