CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 46.
146. lappuse
... WRITE ( P ) 28.9 BURST READ ( P ) $ 1.61 59.89 BURST WRITE ( P ) 46.42 54.7 Initialization ( P ) 29 37.28 Self Refreshing ( S ) 28.46 36.74 Charge all Bank ( S ) Standby ( S ) 28.77 37.05 28.82 37.1 For this step , information from the ...
... WRITE ( P ) 28.9 BURST READ ( P ) $ 1.61 59.89 BURST WRITE ( P ) 46.42 54.7 Initialization ( P ) 29 37.28 Self Refreshing ( S ) 28.46 36.74 Charge all Bank ( S ) Standby ( S ) 28.77 37.05 28.82 37.1 For this step , information from the ...
253. lappuse
... write sequence is de- picted . Here , the state sequence to traverse is reqTrf , addrTrf , write- DataTrf , eotTrf . Independent when exactly the processor model delivers the write address or the write data , the respective transfers ...
... write sequence is de- picted . Here , the state sequence to traverse is reqTrf , addrTrf , write- DataTrf , eotTrf . Independent when exactly the processor model delivers the write address or the write data , the respective transfers ...
264. lappuse
... Write ( to write the address to a RTL port ) . While the first service is provided by a SW element , the other ones are provided by HW ports . SW API ( TLM ) I / O Element ReadAdr Device Driver Block UnBlock Low Read ( Ok_Read ) int ...
... Write ( to write the address to a RTL port ) . While the first service is provided by a SW element , the other ones are provided by HW ports . SW API ( TLM ) I / O Element ReadAdr Device Driver Block UnBlock Low Read ( Ok_Read ) int ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx