CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 17.
82. lappuse
... wires . SDM con- sists of allocating only a sub - set of the link wires to a given virtual circuit . Messages are digit - serialized on a portion of the link ( i.e. serialized on a group of wires ) . The switch configuration is set once ...
... wires . SDM con- sists of allocating only a sub - set of the link wires to a given virtual circuit . Messages are digit - serialized on a portion of the link ( i.e. serialized on a group of wires ) . The switch configuration is set once ...
83. lappuse
... wires to a given circuit for the whole connection lifetime . This sec- tion presents the network interface and ... wires proportional to the bandwidth allocated to the circuit . Therefore , the output bit - width of the SDM serializer ...
... wires to a given circuit for the whole connection lifetime . This sec- tion presents the network interface and ... wires proportional to the bandwidth allocated to the circuit . Therefore , the output bit - width of the SDM serializer ...
84. lappuse
... wires present at the router input port to another group of wires of any output port . The TDM router offering m time - slots was based on a a PxP n - bit wide crossbar . For SDM , a n - bit port is divided in m individually switchable ...
... wires present at the router input port to another group of wires of any output port . The TDM router offering m time - slots was based on a a PxP n - bit wide crossbar . For SDM , a n - bit port is divided in m individually switchable ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx