CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 44.
33. lappuse
... virtual memory in embedded processors with low - power and real - time constraints . To address this problem , we propose a novel , Customizable Trans- lation Table ( CTT ) organization , where application knowledge re- garding the virtual ...
... virtual memory in embedded processors with low - power and real - time constraints . To address this problem , we propose a novel , Customizable Trans- lation Table ( CTT ) organization , where application knowledge re- garding the virtual ...
243. lappuse
... virtual machines ( e.g. , Java Virtual Ma- chines JVMs ) can be significantly improved when critical code sections ( e.g. , Java bytecode methods ) are migrated from software to reconfigurable hardware . In contrast to the compile ...
... virtual machines ( e.g. , Java Virtual Ma- chines JVMs ) can be significantly improved when critical code sections ( e.g. , Java bytecode methods ) are migrated from software to reconfigurable hardware . In contrast to the compile ...
244. lappuse
... Virtual Machine ( JiT Compilation ) ( a ) ( b ) Virtual Machine ( JIT Synthesis ) SW HW SW SW HP + FPGA uP FPGA HW Sinu pil Accel . Virtual Address Local Memory CPU FPGA Physical Address Programmer - defined Memory Partitioning ( a ) ...
... Virtual Machine ( JiT Compilation ) ( a ) ( b ) Virtual Machine ( JIT Synthesis ) SW HW SW SW HP + FPGA uP FPGA HW Sinu pil Accel . Virtual Address Local Memory CPU FPGA Physical Address Programmer - defined Memory Partitioning ( a ) ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx