CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 83.
102. lappuse
... value 1 stloc.2 1 1dloc.2 last use of value Figure 3 : Missed " register promotion " 5.2.3 2 stloc.s e Figure 1 ... values to the first four - variables . Portable.NET compiler currently fails to do it , which results in code larger ...
... value 1 stloc.2 1 1dloc.2 last use of value Figure 3 : Missed " register promotion " 5.2.3 2 stloc.s e Figure 1 ... values to the first four - variables . Portable.NET compiler currently fails to do it , which results in code larger ...
253. lappuse
... values for the AMBA 2.0 transfers reqTrf , addTrf and writeDataTrf , which are stored in the buffer . If the API does not specify properties , fixed default values can be set here . Additionally , a state sequence is se- lected the ...
... values for the AMBA 2.0 transfers reqTrf , addTrf and writeDataTrf , which are stored in the buffer . If the API does not specify properties , fixed default values can be set here . Additionally , a state sequence is se- lected the ...
282. lappuse
... values of b in the range of 80 % to 90 % , IPP1 values between 2000 and 3000 can be achieved with FlexPath_2 , allowing the execution of complex tasks for the remaining packet . share . 4.2 Viability of AutoRoute Scenarios The critical ...
... values of b in the range of 80 % to 90 % , IPP1 values between 2000 and 3000 can be achieved with FlexPath_2 , allowing the execution of complex tasks for the remaining packet . share . 4.2 Viability of AutoRoute Scenarios The critical ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx